RC64 65nm Rad-Hard Hi-Rel Manycore High-Performance DSP for Software Defined Payloads



Ramon Chips is named in memory of Col. Ilan Ramon, Israeli astronaut who died on board the Columbia space shuttle, 1/2/2003

Ran Ginosar CEO, Ramon Chips Professor, EE, Technion—Israel

DSP Day, 15 June 2016



Contents

- Ramon Chips
- RC64 Architecture & Implementation
- RC64 Programming Model
- RC64 Software
- RC64 Applications
- Evening poster: MODEM on RC64
- Tomorrow: Image processing on RC64



Ramon Chips

- Government funded, in Israel, since 2002
- Make ITAR-free rad-hard hi-reliability high-performance processors for space
- Deliver & support for 30 years
- Combined leadership & heritage in
 - RH & HR
 - Semiconductors
 - Architecture
 - Software
 - Applications
 - Engineering
 - Production
 - Support

Present Products

COBHAM GAISLER GR712RC 2-core LEON3




Image Compression





PQFP








MASCOT on HAYABUSA-2






RC64 motivation

- Meet and exceed the NG-DSP challenge
 From 1 GFLOPS to 40 GFLOPS and 150 GOPS
- Enable payload supercomputing for space
 - Replace ASICs, FPGAs, GPUs, CPUs
 - Planned for 30 years (2020-2050)




RC64

- 64 DSP cores
 - CEVA X1643
 - 300 MHz, 40 GFLOPS, 150 GOPS
- HW scheduler
- Modem HW accelerators
- 4 Mbyte shared memory
- Fast I/O
- Rad-Hard, FDIR
- 65nm LP TSMC
- 10 Watt
- PBGA & CCGA 624
- Designed for SOFTWARE-DEFINED-PAYLOADS





316 mm² Wire-bonded, IO around periphery



Ramon Chips

RC64 performance

DVB-S2 modem: 2 Gb/s transmit, 1 Gb/s receive
FFT (complex 16 bit fixed-point): 150 GOPS
FFT (complex SP FP): 18 GFLOPS


 None of these use DDR3 external memory. Only streaming

10 Watt





RC64 vs other space processors





RC64 Power Dissipation


- 64 DSP cores (300 MHz):
- 12 SpFi links (6.25 Gbps): 2 Watt
- Power is scalable by # cores, frequency, I/O

8 Watt

- One core at 150 MHz, no SpFi: 60 mWatt
- Power—Performance
 - 0.1 mW / MFLOP
 - 10,000 MFLOPS / Watt
 - 0.05 mW / MOP (Add or Mult)
 - 0.1 mW / MegaMAC
 - 10,000 MegaMAC / Watt
 - 20,000 MegaOPS / Watt

RC64 Package Options

- Thermal cycling control by HW & SW
 - Temp sensors on-chip, SW maintains fixed temp
 - Mitigation of column / ball shearing due to cycles



- 1. PBGA 624
 - Wire bonded
- 2. CCGA 624
 - Wire bonded
- 3. CLGA 624




Pinout

ONFI	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
Α		DRDQ46	DRDQ45	DRDQ43	DRDQ40	DRDQ35	DRDQ32	DRDQ27	DRDQ24	DRWEN	DRA1	DRCKNO	DRA7	DRBA0	DRCSN1	DRZQ	DRDQS2	DRDQSN2	DRDQS1	DRDQSN1	DRDQ4	DRDQ3	DRDQ1	DRDQ0	GND
В	VDDHA	GND	DRDQ47	DRDQ44	DRDQ41	DRDQ36	DRDQ33	DRDQ28	DRDQ25	DRRASN	DRA2	DRCKO	DRA9	DRA0	DRCKE0	DRATO	DRDQ20	DRDQ16	DRDQ12	DRDQ8	DRDQ5	DRDQSNO	DRDQ2	GND	VDDHD
с	SFOARN	SFOARP	SFARFP	SFARFN	GND	DRDQ37	DRDQ34	DRDQ29	GND	DRODTO	DRA3	DRA13	GND	DRA4	DRCKE1	DRDTO1	GND	DRDQ17	DRDQ13	DRDQ9	GND	DRDQS0	DDRCLKN	SF1DRP	SF1DRN
D	VDDHA	GND	NVOACEN1	NVOACENO	DRDQ42	DRDQ38	DRDQSN4	DRDQ30	DRDQ26	DRODT1	DRBA2	DRA12	DRA8	DRA5	DRCASN	DRDTOO	DRDQ21	DRDQ18	DRDQ14	DRDQ10	DRDQ6	GP7	DDRCLKP	GND	VDDHD
Е	SFOATN	SFOATP	NVOAALE	NVOACLE	DRDQSN5	DRDQ39	DRDQS4	DRDQ31	DRDQSN3	DRRSTN	DRA10	DRA11	DRA15	DRA6	DRBA1	DRCSNO	DRDQ22	DRDQ19	DRDQ15	DRDQ11	DRDQ7	GP6	SFDRFP	SF1DTP	SF1DTN
F	SF1ATP	SF1ATN	NVOADQO	NVOAWRN	DRDQS5	VDDHA	VREFL	VDDDR	DRDQS3	VDDDR	VDDDR	VDDDR	DRA14	VDDDR	VDDDR	VDDDR	DRDQ23	VDDDR	VREFR	VDDHD	GP4	GP5	SFDRFN	SFODTN	SFODTP
G	VDDHA	GND	NV0ADQ1	NVOACLK	DSELL	NVUADQ4	٥Nu	vDu	vðD	vDD	vuD	vuD	GND	vod	VUU	V00	Voo	VUU	Gיעאו	14420046	1VV2CU .7	NV2CDS	NV2CDR	GND	VDDHD
н	SF1ARP	SF1ARN	<u>RES01</u>	NV0ADQ2	NV0ADQ3	NV0ADQ5	VDD	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VDD	VDDH1	NV2CD 5	NV2CDQ4	RESAB	SFODRN	SFODRP
J	VDDHA	GND	VV1ACENO	NV0ADQ7	N 0ADQ6	воот	VDD	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VDD	VDDH1	NV2CD_1	NV2CDQ3	NV2CDQ2	GND	VDDHD
к	NV1ACLK	NV1AWRN	NV1ACEN1	NVOADR	NVOADS	VDDH0	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VDDH1	NV2CD 0	NV2CCLE	NV2CALE	NV2CWRN	NV2CCLK
L	NV1ADQ4	NV1ADQ3	NV1ADQ2	NV1ACLE	N 1AALE	VDDH0	VDD	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VDD	VDDH1	NV1CD_7	NV1CDS	NV1CDR	NV2CCEN0	NV2CCEN1
м	NV1ADQ5	NV1ADR	NV1ADS	NV1ADQ1	NV1ADQ0	VDDH0	VDD	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VDD	VDDH1	NV1CD 6	NV1CDQ2	NV1CDQ3	NV1CDQ4	NV1CDQ5
N	NV2AALE	NV2ACLE	GND	NV1ADQ7	N 1ADQ6	VDDH0	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VDD	NV1CD 1	NV1CDQ0	GND	NV1CCLK	NV1CWRN
Р	NV2ADQ2	NV2ADQ1	NV2ADQ0	NV2ACEN1	NV2ACENO	VDDH0	VDD	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VDD	VDDH1	NVOCI R	NV1CALE	NV1CCLE	NV1CCEN1	NV1CCEN0
R	NV2ADQ3	NV2ADQ7	NV2ADQ6	NV2ACLK	N 2AWRN	VDDH0	VDD	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VDD	VDDH1	NVOCL 5	NV0CDQ7	NV0CDQ6	NV0CDQ5	NV0CDQ4
т	NV2ADR	NV2ADS	GP0	NV2ADQ5	NV2ADQ4	VDDH0	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VDDH1	лиосс <mark>к</mark>	NVOCDQ3	NV0CDQ2	NV0CDQ1	NVOCDQO
U	VDDHB	GND	GP1	GP3	GP2	VDDH0	VDD	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VDD	VDDH1	NV0CUN	NVOCALE	NVOCCLE	GND	VDDHC
v	SFOBRP	SFOBRN	RES25	SYSCLKP	SYSCKON	<i>зүзскор</i>	VDD	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VDD	NV3BDS		NVOCCENO	IOSELR	SF3CRN	SF3CRP
w	VDDHB	GND	ρτατο	SYSCLKN	RREP	SEBREN	GND	VDD	VDD	VDD	VDD	VDD	GND	VDD	VDD	VDD	VDD	VDD	GND	NV3RDR		NV3BDQ6	NV3BDQ5	GND	VDDHC
Y	SFOBTP	SFOBTN	IOSELO	ЈТСК	VDDHB	SHORD	SHORS	VDDH2		VDDH3	VDDH3	VDDH3	VDD	VDDH3	VDDH4	VDDH4	NV2BDQ0			NV2BDQ6	VDDHC	NV3BDQ3	NV3BDQ4	SF3CTN	SF3CTP
AA	SF1BTN	SF1BTP	DBG	JTDO	JTDI	VDDHB	NVOBCENO	NV0BCEN1	NVOBCLK	NVOBCLE	NV0BDQ3	NVOBDS	NV1BALE	NV1BDQ1	NV1BDQ6	NV2BCLE	NV2BDQ1	NV2BDQ4	NV2BDQ7		NV3BCLE	NV3BDQ1	NV3BDQ2	SF2CTP	SF2CTN
АВ	VDDHB	GND	JTMS	SHOTD	SH1TD	SH1TS	SH1RD	NVOBWRN	NV0BCEN2	NVOBALE	NV0BDQ4	NVOBDR	NV1BWRN	NV1BDQ2				NV2BDQ5		VDDHC	NV3BALE		SFCRFN	GND	VDDHC
AC	SF1BRN	SF1BRP	RSTN	SHOTS	TESTO	TEST1	SH1RS	BCLK			NV0BDQ5	NV1BCEN0	GND	NV1BDQ3			NV2BDQ3				NV3BWRN		SFCRFP	SF2CRP	SF2CRN
	VDDHB	GND	SF2BRP	GND	SF2BTP	SF3BTN	GND	SF3BRN	GND	NV0BDQ1	NVOBDQ5	NV1BCEN1	NV1BCLK	NV1BDQ3	NV1BDR	NV2BCLK	GND	SFOCRN	GND	SFOCTN	SF1CTP	GND	SF1CRP	GND	VDDHC
AD																									
AE	GND	VDDHB	SF2BRN	VDDHB	SF2BTN	SF3BTP	VDDHB	SF3BRP	VDDHB	NV0BDQ2	NVUBDQ7	NV1BCLE	NV1BDQ0	NV1BDQ5	NV2BCENO	NV2BCEN1	VDDHC	SFOCRP	VDDHC	SFOCTP	SF1CTN	VDDHC	SF1CRN	VDDHC	GND

CONFIDENTIAL




Software-Defined Payload






Software-Defined Payload






RC64 Near-Term Development Plan





RC64 Task-Oriented Programming Model




Code Example


Convert (independent) loop iterations for (i=0; i<10000; i++) { a[i] = b[i] * c[i];Task graph } duplicable ABC into duplicable (parallel) tasks set task quota(ABC, 10000) Instance number void ABC(id) Each task { a[id] = b[id]*c[id]; } is sequential !



RC64 SW Development Tools




RC64 Run Time Model






Transparent / Regenerative SW-Defined PLD




EOS Software-Defined Payload






3U VPX cards



WB RECEIVER



3U VPX 4X card





Summary

- High performance DSP/CPU for space
- 64 cores, large shared memory, high speed I/O
- Simpler shared memory programming
- For software-defined payloads
- HW: chips, boards, multi-board modules
- SW: SDK, System SW, Reference Applications
- ES 2017
 EM 2018
 FM 2019

Evening poster, another talk tomorrow





www.ramon-chips.com

