

#### WE LOOK AFTER THE EARTH BEAT

# Scalable Sensor Data Processor Testing and Validation

<u>R. Pinto</u>, L. Berrojo, L. Gomez, F. Piarrette, P. Sanchez, E. Garcia, R. Trautner, G. Rauwerda, K. Sunesen, S. Redant, S. Habinc, J. Andersson, J. López

DSP Day 2016 - Gothenburg 15/06/2016





Outline

- main Introduction
- SSDP Prototyping
- 🛰 Test Bench
- Testing and Validation Activities
- 🛰 Conclusion



THALES ALENIA SPACE INTERNAL



This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space



- The Scalable Sensor Data Processor (SSDP) has been commissioned by ESA on the scope of the CTP programme, aimed at being used by next-generation instruments, payloads and robotic exploration applications, e.g. rovers and landers
- The SSDP is a "One-stop shop" mixed-signal ASIC, offering control and data processing resources together with a rich set of Input/Output interfaces in the same package
- Cost-effective alternative to ASICs and FPGAs upon design of instruments, payloads and even spacecraft control, e.g. ICUs, DPUs, OBCs and robotics applications both at processing and sensors & actuators level
  - Builds on previous ESA Contracts: MPPB, DARE180




THALES ALENIA SPACE INTERNAL



This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space

DSP Day 2016 - 15/06/2016





Processing and Control in the same package, with data acquisition capabilities

### Processing Subsystem

- ∽ 2x Recore Xentium DSP
- Network-on-Chip (NoC) interconnect
- On- and off-chip data acquisition


## ➣ Control Subsystem

- → 1x CG LEON3FT GPP
- AMBA 2.0 Bus Interconnect
- Local and Networked I/O peripherals

ThalesAlenia Space

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space
PROPRIETARY INFORMATION

DSP Day 2016 - 15/06/2016



#### >> Input/Output

- Analogue I/O, with mixedsignal interfaces
- Digital Local and Networked I/O

## Processing Resources

- 🛰 Xentium
- LEON3FT

## Internal Functions

- Memory Scrubbing
- Time- and House-Keeping
- m DMA transfers
- Subsystem Interconnection

🛰 ... etc.



This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space
PROPRIETARY INFORMATION

- Testing and Validation Activities driven by questions
  - Module/Interface Testing
    - Does the module/interface N provide the required functionality?
  - Validation
    - Does the system or a subset of several integrated modules/interfaces behave as intended?
  - Benchmarking
    - What is the {maximum, minimum} <metric> it can be achieved?
    - How does <metric> in this system compare to system X?
- These questions can be addressed by using appropriate:
  - Tests, for Module/Interface testing
  - SW and algorithms, for Validation (e.g. operating systems and CCSDS compression)
  - Benchmark suites, for Benchmarking (e.g. NGDSP)



THALES ALENIA SPACE INTERNAL



This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space




CORE

DSP Day 2016 - 15/06/2016




- An appropriate Test and Validation Architecture is needed, with a Test Bench providing Stimuli and Control inputs
- >> ... all this requires some support from several parts
  - **SSDP** Hardware and Software Support
  - Test Bench Hardware and Software Support
  - Software for tests and benchmarking, both at Test Bench and SSDP level





This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space



- >> PCB with required (physical) resources
  - ➣ I/O Interfaces
  - ➣ Peripherals

SSDP Prototyping

- Power distribution and miscellaneous
- FPGA device for Processing and Control Subsystems
  - Fabric big enough to accommodate both subsystems
  - Enough I/O pins for required interfaces and peripherals



THALES ALENIA SPACE INTERNAL



ΛΓΟυίπε

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space




ECORE

DSP Day 2016 - 15/06/2016

Cobham Gaisler AB





- Based on a Xilinx Kintex UltraScale FPGA
- All I/O interfaces available, analogue interfaces may be emulated
- Mezzanine Interfaces for adding additional interfaces and functions
  - ∽ Off-Chip ADC and DAC
  - 🛰 GPIO
  - Logic Analyser connection
  - Mixed-Signal Emulation




This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space

**PROPRIETARY INFORMATION** 

THALES ALENIA SPACE INTERNA

#### **SSDP Prototyping** SSDP-PROB – SSDP Prototyping Board








THALES ALENIA SPACE INTERNAL



This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space



- ~ Revisiting the previously laid Test Bench Architecture
  - Test Bench will be in charge of testing activities, controlling and providing stimuli to the SSDP, and at the same time capturing the outputs and validating them
  - Test Bench Hardware and Software must be flexible enough to cover all the needed activities, and even support further activities, e.g. radiation testing





RECORE

DSP Day 2016 - 15/06/2016

Cobham Gaisler AB





- National Instruments PXI Platform
- Controller Module, to execute the needed SW
- 🛰 I/O Interface Modules
  - 🋰 SpW
  - 🛰 CAN
  - 🋰 UART
- Reconfigurable I/O Module
  - Xilinx Kintex-7 FPGA
  - > 100 configurable I/O lines
  - Can be used for SPI, I2C, etc.




THALES ALENIA SPACE INTERNAL

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space






- Test Bench Software is NI LabView, allowing to exploit the full potential of the NI PXI Platform
- Modular Visual Test Development
  - Enables abstraction by instantiating "boxes" inside "boxes"
  - 🛰 Enables reuse
- ➤ GUI-Assisted Test execution



#### **Testing and Validation Activities** Architecture



Imec

Flexible architecture, capable of being used for all types of testing and validation activities

- Type of test requires different partitioning of "intelligence" between the Test Bench and the SSDP
  - Interface testing requires more "intelligence" on Test Bench SW Thales

THALES ALENIA SPACE INTERNAL

DSP Day 2016 - 15/06/2016

CORE

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015. Thales Alenia Space



- ~ Current activities are focused in Interface Testing
  - Lowest abstraction level (configuration, registers, etc)
  - Most of the test activities are in the Test Bench, with the SSDP having software just to support testing activities
  - Interface (Control) between Test Bench and SSDP is performed via Tele-Commands, in an Out-of-Band fashion
- Tests can be executed in Manual or Automatic Mode
  - manual, suitable as Debug
    - Individual Parameter Control
    - Interactive Test
    - Zow Coverage of functionality tested
  - Automatic, suitable as Production
    - Automatic Parameter Control
    - Pre-Defined Test

DSP Day 2016 - 15/06/2016

High coverage of functionality tested

THALES ALENIA SPACE INTERNAL



This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space
PROPRIFTARY INFORMATION




-Space

SSD	P Front Pan	el				
VISA re	source name	Done Read	ErrorStatusConsumer	StopWhile consumidor	Terminal	^
	Module Config	Module 0	help			
	Timer Config	Timer index				
	Timer ON	TIMER 0		Command		
	Timer OFF	Scaler frequency		Handler to configure		
	LoadSW Memory Read	Timer frequency	AutoStart  OFF/ON	ConfigOp		
	Read	Timer period [S]	GenerateInt     Øref/ON	I SendChar		
	CloseCon	Comando				
	STOP	Ĩ	IRQ ha	ndler delegate config		
						<b>.</b>
	3HAM		THALES ALENIA SPACE	INTERNAL		Tha



#### TEST PROGRAM INFORMATION



νισημεν

imec

esa





- **SSDP** is a complex piece of hardware
  - Multiple & Heterogeneous Processing Resources
  - ∽ Analogue I/O
  - m Digital I/O
  - … all in the same package!
- The SSDP makes use of a robust Testing and Validation Architecture, with a custom-made prototyping board and a National Instruments PXI Platform and LabView software
- This architecture can be reused in EM and FM testing, and even be extended for radiation testing campaigns
- Testing and Validation Activities of SSDP must be performed at several abstraction levels, from interface to benchmarking



THALES ALENIA SPACE INTERNAL



This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space



- Currently the Interface Testing activities are in full-speed
  - >> Bulk of software support is on the Test Bench
  - SSDP Tests are being designed and carried out in manual and automatic modes
- Validation activities have begun, with in-house implementation of algorithms, such as DWT and simple image processing. These can be complemented by (re)using already developed code, e.g. CCSDS 12{1,2,3} for compression

Future: Benchmarking, according to the NGDSP suite



THALES ALENIA SPACE INTERNAL



This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space





## **Questions / Comments?**



THALES ALENIA SPACE INTERNAL

ThalesAlenia

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space