

COMPASS WORKSHOP

22 OCTOBER 2015 – ESTEC – ESCAPE DANCE HALL

Alessandro Cimatti, Fondazione Bruno Kessler

Joost-Pieter Katoen, Rheinisch-Westfälische Technische Hochschule Aachen

Marcel Verhoef, European Space Agency (TEC-SWE)

1. Workshop scope and purpose
2. Program for today
3. ESA vision on the future of COMPASS*

COMPASS provides a wide range of techniques for the design and analysis of system safety and reliability, whose applicability has already been demonstrated in several case studies.

The objective of the workshop is to understand how to bring these promising results to higher technology readiness levels.

We would like to interact with the audience to identify hurdles of introducing COMPASS in industrial practice, and discuss and explore ways these hurdles can be taken or circumvented, with potential solutions both in technology as well as process.

1. Vision for COMPASS Future (08:30 – 09:30)
 - 08:30 ESA Vision - Marcel Verhoef (ESA/ESTEC)
 - 08:50 FBK Vision - Alessandro Cimatti (FBK)
 - 09:10 RWTH Vision - Joost-Pieter Katoen (RWTH)

2. Current state of COMPASS (09:30 – 10:30)
 - 09:30 Error modelling in COMPASS - Harold Bruinjes (RWTH)
 - 09:45 Safety assessment in COMPASS - Marco Bozzanno (FBK)
 - 10:00 Contract based verification of AADL – Stefano Tonetta (FBK)
 - 10:15 Fault propagation modelling and analysis through TFPG
Benjamin Bittner (FBK)

3. Coffee break (10h30 – 11h00)

4. Open Challenges and Future Directions (11:00 – 12:00)

11:00 The Marriage of COMPASS and MILS

Rance De Long (The Open Group)

11:10 COMPASS in the D-MILS project - an experience report

Harald Ruess (Fortiss GmbH)

11:20 Model Repair in Systems Design

Panagiotis Katsaros (Aristotle University of Thessaloniki)

11:30 Model based safety assessment of space operations – toward integration of failure analysis of system and operation - Jean-Paul Blanquart (Airbus DS)

11:40 A Statistical Approach for Timed Reachability in AADL Models

Harold Brintjes (RWTH)

11:50 The FoReVer MBSE solution for system composition correctness analysis

Silvia Mazzini (Intecs)

5. Open discussion (12:00 – 12:45)

6. Round-up and closing remarks (12:45 – 13:00)

- Spacecraft design must ensure that mission objectives are met
- Resilience to faults is therefore an important design driver
- System dependability is notoriously difficult to assess
 - Fault likelihood is hard to quantify or estimate
 - Number of possible (or combined) fault scenarios explodes
 - Acceptable residual risk levels (ALARP) are hard to define
 - It is hard to demonstrate that these ALARP levels are actually met
- Wider scope: failure and anomaly management: where and how to handle anomalies that do not (yet) lead to failure
- Human factor aspect: “Fear-based” analysis → *there is no limit to fear*

“Something that can happen with a chance of one-in-a-million, will happen nine-out-of-ten times.” [D. Adams]


- Current challenges:
 - FDIR not considered as a subsystem hence no-one is responsible
 - FDIR is bottom-up activity driven by (domain specific) RAMS analysis
 - Hazard analysis is typically not performed [systematically]
 - System impact is considered (too) late in the design
 - Complexity usually converges in SW (and AOCS) design
 - Completeness difficult to assess (i.e. during reviews)
 - Fitness-for-purpose hard to demonstrate (during V&V)
- Significant risk to cost and impact to schedule
- Our proposed antidote:
 - Design automation to manage consistency and complexity:
model-based system and software engineering
 - Move FDIR design and analysis forward in life cycle
handbook and reference architectures

- Support FDIR process with a model based approach
 - Tools are required to manage this complexity
 - Support early analysis and to enable reuse
 - Fully embedded in the engineering process


- Create an FDIR community:
 - Exchange experiences, identify best practices, identify potential tool and process needs and improvements
 - Consolidate knowledge: towards FDIR handbook


- Establish FDIR as an engineering discipline
 - Unification across industry to further support interoperability (through SAVOIR and ECSS)
 - Provide means to better support ISVV early in the life cycle

Roadmap of TEC-SW activities




1. the use of ontologies and formal verification techniques to create a *catalogue of system and software properties*, which forms the basis for correct-by-construction software synthesis and re-use of requirements
2. The definition of *reference architectures* and the use of architecture description languages to *explore system resilience by analyzing explicit fault models* using model checking
3. improve the production of flight software by *integrating well-founded formal technologies* in those parts of the engineering chain where their benefit is clear and the gain is significant
4. the use of time and space partitioning kernels to implement mixed criticality applications on multi-core processors, supported by formal analysis techniques to study *deterministic schedulability in the presence of (WCET) uncertainty*






Key to Execution Platform Elements

- Externally-Visible Standardised Interface
- Internal Standardised Interface
- Internal Standardised Interface (Optional)
- Internal Non-Standardised Interface
- Internal Standardised Interface (TSP Only)
- Internal Non-Standard Interface (TSP-Only)




Code is automatically generated to interface the component with the required execution platform services or to use avionics services to access the equipment *(even if the execution platform itself is not necessarily based on components)*



- consolidated result from (and continued development of) the ESA-led EU-FP6 ASSERT project: **T**he **A**SSERT **S**et of **T**ools for **E**ngineering
 - open-source tool suite for rigorous software engineering
 - aimed at development of heterogeneous embedded systems
 - focus on (but not limited to) space on-board software
 - based on mature (formal) notations with long term support
 - model-centric development with high levels of automation
 - seamless interoperability offers DSL-like approach
 - model synthesis towards wide range of target platforms
 - robust tools maintained by active (but small) community

For more information see <http://taste.tuxfamily.org/>




The main elements of TASTE are:

1. *Abstract Syntax Notation One* (ASN.1, ITU X.680-X.693)
 - used to describe (abstract) data types (i.e. TC and TM)
 - orthogonal encoding rules for physical representation
 - code generation and run-time support for C and Ada
 - generation of interface documentation and test sets

2. *Architecture Analysis and Design Language* (AADL, SAE AS 5506B)
 - extensible formal textual and graphical notation, used to describe the system logical and physical architecture
 - used to capture avionics hardware components, their communication interfaces and deployment of software artifacts
 - generation of high-integrity (SPARK) Ada code

ASN.1 to describe interfaces

1. A simple notation to describe software and hardware interfaces
2. Our tools generate code for embedded systems (no malloc, no system call, support for C and [Spark] Ada)




```
dataview.asn
12
13 -- Output types
14
15 VR-Model-Output ::= SEQUENCE {
16   x1 REAL (-1000 .. 1000),
17   y1 REAL (-1000 .. 1000),
18   z1 REAL (-1000 .. 1000),
19   p1 REAL (-1000 .. 1000),
20   x2 REAL (-1000 .. 1000),
21   y2 REAL (-1000 .. 1000),
22   z2 REAL (-1000 .. 1000),
23   p2 REAL (-1000 .. 1000),
24   x3 REAL (-1000 .. 1000),
25   y3 REAL (-1000 .. 1000),
26   z3 REAL (-1000 .. 1000),
27   p3 REAL (-1000 .. 1000),
28   j-rad SEQUENCE (SIZE(16)) OF REAL (-1000 .. 1000)
29 }
--
```


+

```
dataview-uniq.acn
/*Output types*/
VR-Model-Output []{
  j-rad [size 16] {
    dummy [encoding IEEE754-1985-64, endianness little]
  },
  p1 [encoding IEEE754-1985-64, endianness little] ,
  p2 [encoding IEEE754-1985-64, endianness little] ,
  p3 [encoding IEEE754-1985-64, endianness little] ,
  x1 [encoding IEEE754-1985-64, endianness little] ,
  x2 [encoding IEEE754-1985-64, endianness little] ,
  x3 [encoding IEEE754-1985-64, endianness little] ,
  y1 [encoding IEEE754-1985-64, endianness little] ,
  y2 [encoding IEEE754-1985-64, endianness little] ,
  y3 [encoding IEEE754-1985-64, endianness little] ,
  z1 [encoding IEEE754-1985-64, endianness little] ,
  z2 [encoding IEEE754-1985-64, endianness little] ,
  z3 [encoding IEEE754-1985-64, endianness little]
}
}
C Tab Width: 8 Ln 1, Col 1 INS
```

- Roots in avionics: META-H (Honeywell [Vestal])
- Now coordinated by CMU-SEI
- Standard sanctioned by SAE
- Used by ARINC
- Well-defined formal language (stronger than SysML, UML-MARTE)
- Extensible
- Active (research) community
- Tool support (Eclipse: OSATE2)
- <http://www.aadl.info>



Graphical approach to unambiguously capture the system architecture and its real-time properties



The main elements of TASTE are (continued):

3. *Specification and Description Language* (SDL, ITU-T Rec. Z.100)

- formal language to describe *state machines*
- graphical and textual notation, native support for ASN.1 types
- model evolution visualized as *message sequence chart* (Z.150)
- record and playback useful for analysis and testing
- code generation to (SPARK) Ada

4. *build automation and automatic target deployment*

- Linux and SMP2 simulation environments
- RTEMS and Xenomai on (virtualized) QEMU or TSIM
- RTEMS or Ada-Ravenscar run-time on target hardware

(caveat: also support for Simulink, SCADE, VHDL, Ada, C)

ESA Presentation | ESTEC | 03/07/2015 | Slide 20

ESA UNCLASSIFIED – For Internal Use

Modelling state machines



```





Data types
-----
Operational-modes ::= ENUMERATED { basic-nominal, basic-standby, basic-saf
max-exposures T-UInt8 := 255

Observation-cycle ::= SEQUENCE { -- Defined in CCB-ASW-FUN-350, but how it
cadence T-UInt8,
description SEQUENCE (SIZE(1..max-exposures)) OF Exposure,
valid-flag BOOLEAN
}

Exposure ::= SEQUENCE { -- Defined in CCB-ASW-FUN-372
fwa-position T-Boolean, -- types of the fields are not defined in the requirem
lcvr-state T-Boolean,
ceb-params CEB-Param-T,
rice-params T-Boolean,
delay-after-fwa BOOLEAN,
delay-before-next BOOLEAN
}

CEB-Param-T ::= SEQUENCE(
integration-time BOOLEAN,
masks BOOLEAN
)

Cycle-Completion-Report ::= SEQUENCE { -- CCB-SW-FUN-190
nb-of-acq T-UInt8,
nb-of-acquired-blocks T-UInt8,
total-data-size T-UInt32
}
END
    
```






The TASTE development process consist of the following steps:

1. describe the system logical architecture (AADL) and interfaces (ASN.1)
2. describe the system behavior (SDL)
3. describe the deployment of functionality on the avionics (AADL)
4. generate code, build the system and download on simulator or target
5. monitor and interact with the system at run-time (test execution)


TASTE allows complementary analysis (re-)using the AADL model

- Schedulability analysis using MAST and CHEDDAR tools
- Use AADL extension capability to specify explicit fault behavior using *System-Level Integrated Modelling* language (SLIM) which can be verified using the (TASTE compatible) FAME tools (nuSMV)

Generate additional code to help users test their system (real-time monitoring and interaction with the binary)



Long-term vision: software factory



Objective of this new activity is to:

- integrate, harmonize and update selected features from previous projects (COMPASS, AUTOGEF, FAME and HASDEL)
- Upgrading the verification engines to latest SothA
- Improvements to the user interface
- Create stable basis for use and further future developments
- Improve dissemination (tutorials, examples)
- Define a roadmap for COMPASS*

Aims to further establish and support the COMPASS community at large