

WE LOOK AFTER THE EARTH BEAT

Hi-Rel COTS BASED Computer step 2

ESA ESTEC Contract 4000104702

Sanitas *EQ*

DIGITAL SYSTEMS, RESEARCH AND INNOVATION

Final Presentation
ESTEC, December 9th 2015



Politecnico di Torino

THALES ALENIA SPACE

ThalesAlenia
A Thales / Finmeccanica Company *Space*

- 1 Hi-Rel cots experience overview TAS-I
- 2 Hi-Rel cots board overview SANITAS
- 3 Hi-Rel cots EGSE overview INAF
- 4 Hi-Rel cots SW test overview Politecnico di Torino
- 5 Conclusions and possible future developments TAS-I

1- Hi-Rel cots experience overview

THALES ALENIA SPACE

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space

ThalesAlenia
Space
A Thales / Finmeccanica Company

Project Team

 Prime Contractor:



Milan Site

 Subcontractors:



SME company

- Board and Basic SW development



Dept. of Automation and Computer Engineering of Politecnico di Torino (PoliTo):

- Benchmark SW development



Institute INAF-IASF Milano

- EGSE Development

 Consultant:



Ulisse Consortium / University of Rome 2 "Tor Vergata"

- DDR-II ECC Development

 ESA Technical Officer: Claudio Monteleone (TEC-EDD)

THALES ALENIA SPACE



- Thank to Hi-rel cots project new power PC applications for space on board computer with demanding computing needs has been developed
- The project objectives to build and test a Power PC board computer has been achieved and new applications has been developed with this board architecture



- Single board Computer to be fly in **Meteosat third Generation Payload computer** has been developed.
 - For MTG specific radiation test campaigns demonstrated adequacy of PC7448 E2V freescale versus GEO environment.
 - For MTG Technologies for cooling power dissipation of CPU based on power PC has been faced and under development

- **VISNAV** ESA project for high performance imaging processing devoted to imaging space navigation system
 - planetary landing systems
 - rovers navigation
 - Satellite & micro satellite maneuvers
 - robotics

SBC single board Computer based on Power PC7448 for MTG

✓ Main features:


- CPU: PPC 7448 1GHz 2.3 Dhrystone MIPS/MHz
- Dual Boot (on flash)
- RAM: 1Gbyte RSE (64+16)
- EEPROM: 512Kx16 +8 (EDAC code 16+8)
- FLASH: 8M16
- 6xSpiceWire: 200Mbps/each
- Mil-BUS1553B
- GPIO:
 - 24 output
 - 32 input
 - 2x16 PWM
- Jtag/COP for emulation
- Test interface
- Power demand: 16W typical
- Package: BGA 360 (assembly qualified)
- Cooling: Heat pipe
- TID: 110kRad @ LDR
- SEE: tested @ 15MeV 20Ne, 40Ar, 84Kr, 129Xe



THALES ALENIA SPACE

ThalesAlenia
Space

VISNAV



THALES ALENIA SPACE




2- Hi-Rel cots Board overview

THALES ALENIA SPACE

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space

ThalesAlenia
Space
A Thales / Finmeccanica Company










PM Block Diagram








Hi-Rel Cots board Main Characteristics

11

CPU:

-  Freescale PowerPC PC7448 on Silicon-on-Insulator 90 nm process
-  Performance 2.3 MIPS / MHz (Drystone 2.1 method) (*)
-  2300 MIPS @ 1 GHz (*)
-  32 KB L1 cache for Instructions, with Parity
-  32 KB L1 cache for Data, with Parity
-  1 MB L2 cache ECC protected
-  Four Integer Units (IUs)
-  A five stages Fully IEEE Compliant FPU for single and double precision operations
-  Four Vector units (SIMD machine, typical task for DSP application) AltiVec™

MEMORIES:

-  Up to 256 kBytes EEPROM Boot Memory (or 64 kBytes PROM)
-  Up to 32 Mbytes Flash for Software Storage
-  512 Mbytes DDR-II DRAM as Working Memory, RS protected,
-  High Memory access throughput for CPU and peripherals (> 500 Mbytes/sec)
-  DMA Accesses to/from peripherals

(*) Data from Freescale manufacturer

THALES ALENIA SPACE

High Speed Interfaces

- 6 x Spacewire Links (up to 200 Mbps)
- 2 x HSSL:
 - 1Gbit Ethernet
 - UDP Layer
 - standard Message frames (about 1500 bytes data max size)
- Communications through:
 - DMA to/from Memory
 - Mail-boxes (small data sets, typically 1/2 kBytes)


Discrete Interfaces:

- 4x External Interrupts (I)
- 4x Pulse Outputs (O)
- External Reset (I)
- Alarms (O)
- Heart-Beat (O)

Test Interfaces:

- CPU JTAG/COP Interface
- RS232 UART:
 - Loading of SW in NVM
 - Communication with CPU
 - Access to FPGA registers

Hi-rel cots PM Board view



- Extended Double Eurocard Form factor: 233 x 200 mm²
- Mass: < 850 gr (including stiffening frame)
- Power Consumption: ~ 17 W @ 1 GHz Core Clock (measured)

THALES ALENIA SPACE

ThalesAlenia
Space
A THALES / FREESCALE COMPANY

- Development Tools
 - Boot software and drivers developed in C and assembler
 - Boot software and drivers developed and compiled using CodeWarrior 8.8 Development Tool by Freescale
- Boot software developed on the basis of the initialization functions provided by Freescale for the PCC74xx processors
 - Boot operations organized in: initialization, self-check, and start of the User SW application
- Simple SW drivers developed to access and manage the PM basic functions
 - SW driver have been grouped by PM architectural resource (e.g. I/O interfaces, timers, memories, etc.)

3- Hi-Rel cots EGSE


THALES ALENIA SPACE

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space

ThalesAlenia
Space
A Thales / Finmeccanica Company

Hi-rel cots board EGSE

16



- Powerful workstation PC, including
 - 6 SpaceWire ports
 - 1 Lauterbach Debugger tool
 - XILINX JTAG probe
 - ACTEL JTAG probe
 - 1 pci Digital I/O board
 - 1 Ethernet board with two Gigabit ports
- Microsoft Windows 7, 32 bit
- Microsoft Visual C++ 2010 Express Development Environment

THALES ALENIA SPACE

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space

ThalesAlenia
Space
A THALES / FINMECCANICA COMPANY

➤ PM Board testing/verification

- To test specific resources of the PM board, such as memory, communications links, and data interfaces

➤ Benchmarking


- To test PM board performances when selected benchmarks are applied

➤ Fault injection

- To test the response of the PM board in presence of SEU like faults

EGSE Block Diagram

- Modular approach
- Functional blocks that can be used in any applications, for instance PM Board testing, as basic atomic ingredients
 - uart_manager
 - spacewire_manager
 - hssl_manager
 - rt_event_manger
- Avoid rewriting the same code multiple times, code can be reused



Verification Tests

- The objective is to show that implemented functions comply with all high level requirements.
- Implemented functions are verified by a set of procedures mainly running on the board processor and ruled by the EGSE
- Tests have been grouped in the following categories reflecting PM board and FPGAs specification:
 - Memories resources (including registers)
 - Communication buses
 - Data exchange interface functions
 - Board control, time and fault management
 - Test interfaces
 - Debug and fault injection specific function

EGSE Operation

Debugger environment

Application Manager run

Source code

The screenshot displays a complex development environment. On the left, a debugger window titled 'TRACE32 PowerView for PowerPC' shows a list of memory addresses and values, with a red arrow pointing to the 'Application Manager run' text. Below this, a terminal window shows the output of the application manager, including an 'EGSE MENU' with options: 1 TEST MODE, 2 BENCHMARK MODE, 3 FAULT INJECTION MODE, and 4 EXIT. The main area on the right shows a code editor with 'main.cpp' open, displaying C++ source code for a main function. A red arrow points from the 'Source code' text to the code editor. The interface includes various toolbars, a project browser, and a status bar at the bottom.



EGSE Operation (cont'd)

The screenshot displays a development environment with three main windows:


- TRACE32 PowerView for PowerPC:** Shows the system state with 'stopped at breakpoint' at address A:0:0004251C. The command window contains:

```
]; SCRIPT FOR DEBUG HIREL-BOARD
;init phase
cd /home/egse/pm_sw_prj/PM_EGSE_SW/
System.CPU MPC7448
System.Option.STEPSOFT ON
```
- *main.cpp [egse_app] - Code::Blocks 8.02:** Shows C++ code for a UART-based test application. Key lines include:

```
num car = read(com, buf,1); // legge seriale
tot_car=tot_car+num car;
strcat(rx_string,buf);
passo++;
if (tot_car==0)
{
printf("UART link idle. PM Board not connected\n");
return 0;
}
else
{
printf("PM Board connected. %d byte(s) received\n",tot_car);
printf("%s\n\n",rx_string);
}
printf("press ENTER to continue...");
cin.ignore();
printf("\n\033[2J"); //clear screen
cout << "System initialisation..." << endl;
result=SPW_MANAGER("SETUP", "", "", speed);
if(result!=1)
{
cout << "Setup failed. Please check the system." << endl;
return 0;
}
while(test_code!=0)
{
printf("\n"); //clear screen
printf("\033[2J"); //clear screen
test_code=Show_Menu();
printf("questo e' il codice di test ricavato: %d\n", test_code);
getchar();
}
```
- Terminal Window (egse_app):** Displays a menu titled "TEST MODE" with the following options:

```
===== TEST MODE =====
1. MEMORY RESOURCES
2. COMMUNICATION BUSSES
3. DATA EXCHANGE INTERFACES
4. TEST INTERFACE
5. BOARD CONTROL, TIMING AND ERROR MANAGEMENT
6. FAULT INJECTION RESOURCES
your selection -->|
```

Application Manager run



4- Hi-Rel cots SIHFT test

THALES ALENIA SPACE


This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space

ThalesAlenia
Space
A Thales / Finmeccanica Company

Polito's involvement in the Hi-Rel CoCS programme

- Develop a Software implemented hardware fault-tolerance technique
- Develop a fault injection strategy
- Evaluate system reliability through fault injection


The target system (simplified diagram)



THALES ALENIA SPACE

The benchmark

- Composed of RICE, FFT, Dhrystone
- An SIHFT strategy was implemented on this benchmark




THALES ALENIA SPACE

ThalesAlenia
Space

SHIFT

Acquisition and processing are repeated (time red.)

Watchdog



Some special hw available in the system is used to detect CFEs

Memory protection



Recovery Mechanisms

➤ Backward Recovery:

- If a fault is detected at checkpoint, repeat both executions

➤ Forward Recovery:

- If a fault is detected at checkpoint, execute a third time and select output through a majority vote


Performance Evaluation

	Exe. Time (us)	.text+ .init	.data	.sbss	.bss	Total
w/o SIHFT	9,670	23,808	29,312	40	39,584	92,744
w/ SIHFT	19,833	25,292	29,440	20	68,880	123,632
Diff.	+105%	+6%	+0.4%	+100%	+74%	+33.3%

THALES ALENIA SPACE


ThalesAlenia
Space

Fault Injection Experiments



- Software (SW)
- Watchdog (TO)
- Exception (EXC)
- FAILURE
- SILENT

Results: Without SIHFT




THALES ALENIA SPACE

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space


ThalesAlenia
Space
A THALES / FINMECCANICA COMPANY

Results: with SIHFT and Backward Recovery



THALES ALENIA SPACE

Results: with SIHFT and Forward Recovery



THALES ALENIA SPACE

Results: dissemination

- Results from this work were presented at the NSREC'15 conference held in Boston in July 2015.
- A paper describing the approach, the experimental methodology and the results was published on the December 2016 issue of IEEE Transactions on Nuclear Science.
- S. Esposito, C. Albanese, M. Alderighi, F. Casini, L. Giganti, M. L. Esposti, C. Monteleone, and M. Violante, “COTS-Based High-Performance Computing for Space Applications,” *IEEE Trans. Nucl. Sci.*, vol. 62, no. 6, 2015.

SW test: conclusions and future *developments*

- The implemented SIHFT solution is a viable way to implement space applications using COTS, meeting the dependability requirements of the domain.
- Future solutions will leverage multicore architectures for fault tolerance implementation.

5- Hi-Rel cots project conclusion and possible developments

THALES ALENIA SPACE

ThalesAlenia
Space
A Thales / Finmeccanica Company

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space


Main lesson learned for future developments:

1. Resources (memories) shall be interfaced directly with the CPU to use the full potentiality of power PC processing
2. I/O shall be managed by Hi rel FPGA and not by CPU
3. Future solutions will leverage multicore power PC architectures for fault tolerance implementation (i.e. majority voting) with Hypervisor in order to mitigate SW errors

Possible future development

Platform Computer based on Fault Tolerant Hypervisor

29/05/2



High performance platform computer architecture

