

TASTE Tool-Chain improvements









Table of Contents

- Overview of the TASTE toolchain
- The new TASTE IV-DV-CV graphical editors (Ellidiss)
- Demonstration (Ellidiss)
- TASTE Hw-Sw codesign (Politecnico di Milano)
- TASTE Model Verification (ISAE)









Overview

- Outcome of the ASSERT project (2004-2007)
- A complete development tool-chain for embedded applications
- Modelling:
 - Data modelling (ASN.1)
 - Software Architecture: TASTE Interface View (AADL)
 - Hardware Architecture: TASTE Deployment View (AADL)
 - Functional Behavior: OpenGEODE (SDL), Simulink, VHDL, Ada, C
- Real-Time code generation (Ada or C)
- Testing tools (MSC, Python)
- Supported by ESA and technology providers
- More information on: http://taste.tuxfamily.org



ESTEC Final Presentation Days





New IV-DV-CV editors



6

- Merging the IV, DV and CV editors into a single tool.
- Introducing hierarchical Functions in IV models
- Upgrading the CV editor with new versions of Cheddar (scheduling) and Marzhin (simulation)
- Factorizing the AADL toolbox (parsers, unparsers, checkers)





Interface View



- Software Architecture
- Main constructs of the IV model:
 - Functions, may be organized hierarchically
 - Interfaces (Provided and Required)
 - Give access to Operations (source code)
 - Cyclic, Sporadic, Protected or Unprotected
 - Parameters
 - Attached to Interfaces or shared within a Function
 - Typed by ASN.1 types defined in the DataView
 - Connections
 - Client-Server paradigm



IV editor



a			x
File New Edit Tools View Option ?			
🕒 🖹 🖄 🖄 🔛	景		
DataView	_	Data View Interface View 🏝 Deployment View Concurrency View AADL	
InterfaceViews			~
interfaceview::IV			
Actuators_setVal2_Pro	:		
LActuators_setVal1_Pro			
_Sensors_getVal2_Pro	•	Processing Actuators	
Sensors_getVal1_Pro		St getVal1 setVal1 setVal1 setVal1 setVal1	
		getVal1 < SetVal1 setVal1	
FUProcessing		getV€€ getV	Ξ
		PrePr PostP	
Deployment/lew		ge se	
Concurrencyview		clock getVal2 getVal2 A2	
		setVal2 setVal2 setVal2	
		getvalz	
			-
No Selection	Ŧ		-







- Hardware Architecture and SW-HW binding
- Main constructs of the DV model:
 - Nodes
 - Processor containing Partitions
 - Bus Drivers
 - Buses
 - Connections
 - Bus access for Drivers and Devices
 - Allocation of IV Function onto DV Partitions
 - Allocation of IV Connections onto DV Buses















- Result of an AADL to AADL model transformation
- Real-time architecture:
 - Processes, Threads, Subprograms, Shared Data
 - Ready for timing analysis and code generation
- Timing Analysis
 - Scheduling analysis with Cheddar (University of Brest)
 - Model simulation with Marzhin (Ellidiss & Virtualys)
- Code Generation with Ocarina (ISAE)
 - Merged AADL model (DataView+IV+DV+HwLibraries+CV)
 - Ada or C RTOS compliant code generation with PolyORB-HI



CV editor









Demonstration





- Robotics Applications Development (SARGON)
- Payload Flight Software
- Tooling for the PUS-C standard
- Educational and technology demonstration
- Onboard SW fast prototyping and validation



Future work

- Simulation at model level
- More verification
- Improved user experience
- Integration of other formal methods (VDM)
- Tool pre-qualification
- Better integration with OSRA and CAPELLA
- Safety/Security analysis (link with COMPASS)