

TASTE Tool-Chain improvements



Table of Contents


- Overview of the TASTE toolchain
- The new TASTE IV-DV-CV graphical editors (Ellidiss)
- Demonstration (Ellidiss)
- TASTE Hw-Sw codesign (Politecnico di Milano)
- TASTE Model Verification (ISAE)




Overview


- Outcome of the ASSERT project (2004-2007)
- A complete development tool-chain for embedded applications
- Modelling:
 - Data modelling (ASN.1)
 - Software Architecture: TASTE Interface View (AADL)
 - Hardware Architecture: TASTE Deployment View (AADL)
 - Functional Behavior: OpenGEODE (SDL), Simulink, VHDL, Ada, C
- Real-Time code generation (Ada or C)
- Testing tools (MSC, Python)
- Supported by ESA and technology providers
- More information on: <http://taste.tuxfamily.org>

Eco-system






- Merging the IV, DV and CV editors into a single tool.
- Introducing hierarchical Functions in IV models
- Upgrading the CV editor with new versions of Cheddar (scheduling) and Marzhin (simulation)
- Factorizing the AADL toolbox (parsers, unparsers, checkers)




- Software Architecture
- Main constructs of the IV model:
 - Functions, may be organized hierarchically
 - Interfaces (Provided and Required)
 - Give access to Operations (source code)
 - Cyclic, Sporadic, Protected or Unprotected
 - Parameters
 - Attached to Interfaces or shared within a Function
 - Typed by ASN.1 types defined in the DataView
 - Connections
 - Client-Server paradigm


IV editor



- Hardware Architecture and SW-HW binding
- Main constructs of the DV model:
 - Nodes
 - Processor containing Partitions
 - Bus Drivers
 - Buses
 - Connections
 - Bus access for Drivers and Devices
 - Allocation of IV Function onto DV Partitions
 - Allocation of IV Connections onto DV Buses



- Result of an AADL to AADL model transformation
- Real-time architecture:
 - Processes, Threads, Subprograms, Shared Data
 - Ready for timing analysis and code generation
- Timing Analysis
 - Scheduling analysis with Cheddar (University of Brest)
 - Model simulation with Marzhin (Ellidiss & Virtualys)
- Code Generation with Ocarina (ISAE)
 - Merged AADL model (DataView+IV+DV+HwLibraries+CV)
 - Ada or C RTOS compliant code generation with PolyORB-HI



The screenshot displays the CV editor interface with the following components:

- Menu Bar:** File, New, Edit, Tools, View, Option, ?
- Toolbar:** Standard file and editing icons.
- Left Panel (Tree View):**
 - DataView
 - InterfaceViews
 - DeploymentView
 - ConcurrencyView** (selected)
 - root.node2_x86_linux
 - root.node1_x86_linux
- Top Tab Bar:** Data View, Interface View, Deployment View, Concurrency View, AADL
- Main Content Area:**
 - Buttons: THE, SIM
 - Table:**

	test	entity	
✓	Task response time computed	Node1_x86_linux	No deadline missed in the computed scheduling : the tas
	Number of preemptions	Node1_x86_linux	2
	Number of context switches	Node1_x86_linux	12
	Task response time computed	Node1_x86_linux.Node1_	worst = 3, best = 2 and average = 2.25000
 - Gantt Chart:** A timeline from 0 to 80 showing task execution. Two main tasks are highlighted in green, indicating they completed successfully. Other tasks are shown with yellow and black bars, representing different execution states or preemptions.
 - Bottom Left Panel (Tree View):**
 - Node1_x86_linux
 - Node1_Partition0
 - Node1_IV_A1_PI_clock
 - Node1_IV_A2_PI_clock
 - Node1_IV_PostProc_PI_clock
 - Node2_x86_linux
 - Node2_Partition1
 - Node2_IV_S1_PI_clock
 - Node2_IV_S2_PI_clock
 - Node2_IV_PreProc_PI_clock
- Status Bar:** Simulator Stop

Demonstration

TASTE usage

- Robotics Applications Development (SARGON)
- Payload Flight Software
- Tooling for the PUS-C standard
- Educational and technology demonstration
- Onboard SW fast prototyping and validation
- ...

Future work

- Simulation at model level
- More verification
- Improved user experience
- Integration of other formal methods (VDM)
- Tool pre-qualification
- Better integration with OSRA and CAPELLA
- Safety/Security analysis (link with COMPASS)