


# Highly Reliable System-on-Chip using Dynamical Reconfigurable FPGAs

Luca Boragno  
Boyang Du  
Luca Sterpone



Politecnico di Torino CAD Group - Dipartimento di Automatica e Informatica  
Torino - Italy

# Goal

2

- Analysis of Single Event Upset sensitivity of SRAM-based FPGAs
  - Identification of Single Points of Failure (SPFs)
  - Error rate estimation
- Mitigation

# Outline

3

- Introduction: SEU scenario
- Verification and Error Rate Integrated tool (VERI-Place)
  - Configuration memory Database
  - Execution flow
  - Results and Classification
- Experimental results
  - Radiation test and Fault Injection
- Conclusions and future works


# SEU scenario

4

- The bitstream

0	1	0	0	0	0
1	0	0	0	0	0
1	1	0	0	0	0
0	0	0	0	1	0
0	1	0	1	0	0
0	0	0	0	0	0

- The original netlist



# SEU scenario


5

- The bitstream

1→0

0	1	0	0	0	0
*	0	0	0	0	0
1	1	0	0	0	0
0	0	0	0	1	0
0	1	0	1	0	0
0	0	0	0	0	0

- The corrupted netlist



# SEU scenario

6


- The bitstream

0→1

A 6x7 grid representing a bitstream. The first column has a header '0→1'. The second column contains a '1' in the first row and a '0' in the second row. The third column contains a '0' in the first row and an asterisk '\*' in the second row. All other columns and rows are filled with zeros.

0	1	0	0	0	0	0
1	0	*	0	0	0	0
1	1	0	0	0	0	0
0	0	0	0	1	0	0
0	1	0	1	0	0	0
0	0	0	0	0	0	0


- The corrupted netlist




# SEU scenario: accumulation of 2-bit

7

## □ The bitstream




## □ The corrupted netlist



# SEU scenario

8

- SEU within the configuration memory
  - FPGA resource not affected : **NO ERROR**
  - FPGA resource affected : **ERROR**
- SEU induced architectural modification
  - **Logic Element: LUT, MUX, FF Config**
  - **Interconnections: Switchbox**




# SEU scenario

9

0	1	0	0	0	0
1	0	0	0	0	0
1	1	0	0	0	0
0	0	0	0	1	0
0	1	0	1	0	0
0	0	0	0	0	0

FPGA configuration  
memory



FPGA array


Execution time

# SEU scenario

10

0	1	0	0	0	0
1	0	0	0	0	0
1	1	0	0	0	0
0	0	0	0	1	0
0	1	0	1	0	0
0	0	0	0	0	0

FPGA configuration  
memory




FPGA array

Execution time




# SEU scenario

11



A 6x6 grid of binary values. The values are: Row 1: 0, 1, 0, 0, 0, 0; Row 2: 1, 0, 0, 0, 0, 0; Row 3: 1, 1, 0, 0, 0, 0; Row 4: 0, 0, 0, 0, 1, 0; Row 5: 0, 1, 0, 1, 0, 0; Row 6: 0, 0, 0, 0, 0, 0. A red lightning bolt icon points to the second column of the first row.

0	1	0	0	0	0
1	0	0	0	0	0
1	1	0	0	0	0
0	0	0	0	1	0
0	1	0	1	0	0
0	0	0	0	0	0



FPGA configuration  
memory

FPGA array

Execution time


SEU effect



# SEU scenario

12

0	1	0	0	0	0
1	0	0	0	0	0
1	1	0	0	0	0
0	0	0	0	1	0
0	1	0	1	0	0
0	0	0	0	0	0



FPGA configuration  
memory

FPGA array


Execution time

SEU effect: No error




# SEU scenario

13



FPGA configuration  
memory



FPGA array


Execution time

SEU effect: No error




# SEU scenario

14



FPGA configuration  
memory



FPGA array

Execution time

SEU effect: No error


**SEU effect: Error**



# SEU scenario with scrubbing

15

0	1	0	0	0	0
1	0	0	0	0	0
1	1	0	0	0	0
0	0	0	0	1	0
0	1	0	1	0	0
0	0	0	0	0	0



FPGA configuration  
memory

FPGA array


Execution time    SEU effect



# SEU scenario with scrubbing

16

0	1	0	0	0	0
1	0	0	0	0	0
1	1	0	0	0	0
0	0	0	0	1	0
0	1	0	1	0	0
0	0	0	0	0	0



FPGA configuration  
memory

FPGA array

Execution time   SEU effect   Scrub cycle




# SEU scenario with scrubbing

17


0	1	0	0	0	0
1	0	0	0	0	0
1	1	0	0	0	0
0	0	0	0	1	0
0	1	0	1	0	0
0	0	0	0	0	0

FPGA configuration  
memory



FPGA array


Execution time   SEU effect   Scrub cycle



# SEU scenario with scrubbing

18


0	1	0	0	0	0
1	0	0	0	0	0
1	1	0	0	0	0
0	0	0	0	1	0
0	1	0	1	0	0
0	0	0	0	0	0



FPGA configuration  
memory

FPGA array


Execution time   SEU effect   Scrub cycle



# SEU scenario with scrubbing

19

0	1	0	0	0	0
1	0	0	0	0	0
1	1	0	0	0	0
0	0	0	0	1	0
0	1	0	1	0	0
0	0	0	0	0	0



FPGA configuration  
memory

FPGA array


Execution time    SEU effect    Scrub cycle

**SEU effect: Error**

# SEU scenario

20

## TMR




- The application of Netlist-based TMR and scrubbing is an effective solution
  - Drawbacks: power consumption and functional availability

# SEU scenario

21

**with  
scrubbing**



**without  
scrubbing**



# SEU scenario


22

with  
scrubbing



**SEU effect: Error**

without  
scrubbing



**SEU effect: Error**

Errors affecting the circuit outputs happen at the same time

- **Probability of SEU location**
- Avoid of SPF: **TMR is a MUST**


# The proposal: VERI-Place tool

23

- Measurement of the Application Error Probability (AEP)
  - Number of SEUs in the FPGAs configuration memory until an output error is observed
- Analysis of different design techniques
  - Fault tolerance (DWC, TMR, XTMR,...)
  - Static
  - Dynamic
  - Partial and dynamic


# The proposal: VERI-Place tool

24




# The proposal: VERI-Place tool

25



# Configuration memory DB

26



# Configuration memory DB

27

Device Name	Total PIP [#]	Effective PIP [#]
XC5VLX50T-FF1136	18,975,457	15,695
XC7K70E-2FBG676	29,466,958	21,081
XC7K325T-2FBG900	123,919,224	21,081


- PIPs of the whole FPGA architecture
- PIPs replica are on different CLB positions
- A PIP requires about 30-35 seconds to be decoded
  - ▣ XC7K70E would require about 32 years!
- FPGA array is regular, apart from *specific* architectural PIPs
  - ▣ unique PIPs of a given FPGA device are distinguishable

# Configuration memory DB

28


Device Name	Effective PIPs [#]	Decoding [days]
XC5VLX50T-FF1136	15,695	≈6.5
XC7K70E-2FBG676	21,081	≈8.6
XC7K325T-2FBG900	21,081	≈12.3

- The decoding is performed on effective PIPs
- The whole PIP coding is generated calculating the configuration memory offset between different CLBs



# Real Coding Xilinx Virtex-5LX50T

29



# Real Coding Xilinx Virtex-5LX50T

30

- PIP INT\_X0Y119 SE2END2 -> FAN7

3.693.213

3.693.214

3.693.831

3.693.835

4 configuration memory bits.

In order to have the PIP these bits must be fixed at logic value '1'

- PIP INT\_X0Y119 EL2BEG0 -> BYP4

3.693.214

3.693.216

3.693.810

3.693.813

4 configuration memory bits.

In order to have the PIP these bits must be fixed at logic value '1'

# Real Coding Xilinx Virtex-5LX50T

31

- PIP INT\_X0Y119 SE2END2 -> FAN7

3.693.213

3.693.214

3.693.831

3.693.835

4 configuration memory bits.

In order to have the PIP these bits must be fixed at logic value '1'

- PIP INT\_X0Y119 EL2BEG0 -> BYP4

3.693.214

3.693.216

3.693.810


3.693.813

4 configuration memory bits.

In order to have the PIP these bits must be fixed at logic value '1'

# Real Coding Xilinx Virtex-5LX50T


32



# Real Coding Xilinx Virtex-5LX50T

33


In case the two PIPs are used by two TMR signals within the same VOTER partition a single bitflip may lead a CROSS-DOMAIN-FAILURE



# 1-bit controlling multiple PIPs



34

1→0						
0	1	0	0	0	0	0
1	0	*	0	0	0	0
1	1	0	0	0	0	0
0	0	0	0	1	0	0
0	1	0	1	0	0	0
0	0	0	0	0	0	0



# Real Coding Xilinx Virtex-5LX50T

35



# Results and Classification

36

- Identification of all the architecturally relevant sensitive bits
- If affected, these configuration memory bits may change the physical structure of the circuit

# Results and Classification

37


- Identification of the configuration memory bits that if affected generate a **Single Point of Failure (SPF)**

```
-- Bit Reference 13661788 Location X 60 Y 186
-- TMR Sensitive ID 1 X 60 Y 186
-- Domain 0 - Net 1: net "uAHBUART/count_reg_TR0<20>"
--           - PIP 1:   pip INT_X60Y186 BYP_BOUNCE5 -> IMUX_B29
-- Domain 1 - Net 2: net "uAHBUART/count_reg_TR1<20>"
--           - PIP 2:   pip INT_X60Y186 WL2BEG1 -> IMUX_B26
```

# Results and Classification

38

## □ Calculation of the Application Error Probability




Progressive accumulation of bitflips (SEUs)

# Results and Classification

39


## □ Calculation of the Application Error Probability



# Results and Classification

40


## □ Calculation of the Application Error Probability



# Results and Classification

41


## □ Calculation of the Application Error Probability



# Results and Classification

42


## □ Calculation of the Application Error Probability



# Results and Classification

43


## □ Calculation of the Application Error Probability



# Results and Classification

44


## □ Calculation of the Application Error Probability



# Results and Classification

45


## □ Calculation of the Application Error Probability



# Results and Classification

46

## □ Calculation of the Application Error Probability



# Experimental Results

47

- B13 from ITC'99 an interface Meteo sensor

B13 circuit characteristics

Name	VHDL		Typ e	Gate level				Fault list	
	# Line	# Process		Gat e	Pi	Po	FF	Complete	Collapse
B13	296	5	std	362	10	10	53	1,906	830
			opt	317	10	10	53	1,694	77

B13 Test Patterns details

Circuit	# Sequences	# Vectors	Fault Coverage %	Fault detected	Fault Total
B13	5	7639	81.27	1341	1650

# Experimental Results

48

- Area occupation on Xilinx Virtex-5 LX50T FPGA

Circuit	Design Topology	PLAIN	XTMR	VP-XTMR
B13	Slice FF	62/28800 - 1%	147/28800 - 1%	147/28800 - 1%
	Slice LUTs	84/28800 - 1%	369/28800 - 1%	369/28800 - 1%
	Slices Distribution	42/7200 - 1%	177/7200 - 2%	177/7200 - 2%
B13 x 30	Slice FF	1590/28800 - 5%	4770/28800 - 16%	4770/28800 - 16%
	Slice LUTs	1830/28800 - 6%	10,841/28800 - 37%	10,841/28800 - 37%
	Slice Distribution	827/7200 - 11%	4791/7200 - 66%	4791/7200 - 66%

# Experimental Results


49

- 3 different design topologies have been tested at Los Alamos
  - **PLAIN** : b13x30 without any type of hardening
  - **XTMR**: Triple Modular Redundancy version with converge option of outputs pins using Xilinx TMRTTool 2.1.76
  - **VP-XTMR**: Hardening version of XTMR with re-placement constraints generated byVERI-Place tool.


# Experimental Results

50


**B13x30 - PLAIN**



**B13x30 - XTMR**




**B13x30 – VP-XTMR**




# Experimental Results

51


**B13x30 - PLAIN**



**B13x30 - XTMR**





**B13x30 – VP-XTMR**



The Layout is complementary  
with Isolation Design Flow


# Experimental Results

52




# Test Methodology

53




# Experimental results

54




# Experimental results

55




# Experimental results – Plain Prediction

56



# Experimental results – XTMR Prediction

57



# Experimental results – ARM-M0


58

- ARM-M0 processor has been tested at PSI
- Available flux of proton: 7.22E6 [ $p/(cm^2s)$ ]
- Working frequency of 50 Mhz
- Software: Bubble sort

Design Version	LUTs[#]	FFs[#]	BRAM[#]
Plain	3563 (12%)	961 (3%)	4 (6%)
XTMR	13,229 (45%)	2887 (10%)	12 (20%)
XTMR-VP	13,229 (45%)	2887 (10%)	12 (20%)


# Experimental results – ARM Plain prediction

59




# Experimental results – ARM XTMR Prediction

60



# Experimental results – ARM overall results

61



# Conclusions and future works

62

- VERI-Place for Virtex-5LX50T is available online
  - Fault injection tests executed
  - Radiation test validate VERI-Place
  - Specific versions released to some users
- VERI-Place is available for Zynq family
- VERI-Place for Kintex7-X7K325T is available upon request
  - Fault injection is ongoing
  - Radiation test is planned

# Thank you!

63

 luca.sterpone@polito.it