



European Space Agency

# Using Dynamic Circuit Specialization to enable Microreconfigurations for Space Applications

**Amit Kulkarni**, Alexandra Kourfali and Prof. Dirk Stroobandt  
Ghent University, Belgium

ELIS department, Computer Systems Lab, Ghent University  
Sint-Pietersnieuwstraat 41, Ghent B-9000, Belgium

# Outline

- Introduction to Dynamic Circuit Specialization (DCS)
- FIR as a Parameterized Design
- Microreconfiguration process
- Space applications


# Outline

- Introduction to Dynamic Circuit Specialization (DCS)
- FIR as a Parameterized Design
- Microreconfiguration process
- Space applications


# Introduction

- What is Dynamic Circuit Specialization (DCS)?
  - An Optimized FPGA implementation technique
- What kind of applications are suitable?
  - Parameterized Application
- How Beneficial is the DCS?
  - Reduction in FPGA resource (LUTs) utilization by the design
- A novel tool flow from HES research group – UGent


# Parameterized Configuration



# Conventional Dynamic Reconfiguration (PR)




# Conventional Tool Flow



# Dynamic Circuit Specialization not feasible using conventional PR!

- Application where part of the input data changes infrequently
  - Conventional implementation (no reconfiguration):  
Generic circuit, Store data in memory, Overwrite memory
  - Dynamic circuit specialization:  
Reconfigure with configuration specialized for the data
- Example: Adaptive FIR filter (16-tap, 8-bit coefficients)






# Our solution: Parameterized Configuration

Parameters

{ 0 1 0 **A+B** **AB** **A** 1 }



**A**   **B**

**0**   **0**

{ 0 1 0 **0** **0** **0** 1 }

**0**   **1**

{ 0 1 0 **1** **0** **0** 1 }

**1**   **0**

{ 0 1 0 **1** **0** **1** 1 }

**1**   **1**


{ 0 1 0 **1** **1** **1** 1 }

**Parameterized  
Configuration**


**Specialized  
Configurations**

\* K. Bruneel and D. Stroobandt, "Automatic Generation of Run-time Parameterizable Configurations," FPL 2008.

# Dynamic Circuit Specialization (micro-reconfiguration)



# Tool flow



# Two stage approach

- Off-line stage:
  - In: **Generic functionality**
    - Specification of the generic functionality
    - Distinction regular and parameter inputs
  - Out: **Parameterizable Configuration**
    - Software function
    - outputs specialized configurations for given parameter values
- On-line stage:
  - Evaluate parameterizable configuration
  - Out: **Specialized Configuration**
  - **Repeat** every time parameters change

Generic  
Functionality

Off-line Stage

Parameterizable  
Configuration

On-line Stage

Specialized  
Configuration

# Param. Configuration Tool Flow

Param. HDL


Synthesis\*

Tech. Mapping\*

Place\* & Route\*

Param. Config.


- **Tunable truth table bits**
  - Adapted Tech. Mapper: TMAP
  - Map to Tunable LUTs (TLUTs)
  - [FPL2008], [ReConFig2008], [DATE2009]
- Tunable routing bits
  - Adapted Tech. Mapper
  - Adapted Placer
  - Adapted Router



# Outline

- Introduction to Dynamic Circuit Specialization (DCS)
- **FIR as a Parameterized Design**
- Microreconfiguration process
- Space applications

# FIR filter as a Parameterized design



Taps	Multipliers	TLUTs
16	32	384
32	64	768
64	128	1536

# Experiment: 16-tap FIR, 8-bit coefficients


	Generic	Parameterizable configuration	Specialized
area (LUTs)	2999	<b>1301 (-56%)</b>	1146
clock freq. (MHz)	84	<b>115 (+37%)</b>	119
gen. time (ms)	0	<b>0.166</b>	35634
memory (kB)	0	<b>29</b>	$2^{128}$ conf.

High area (5616) by 20x (B) 37% (5 orders)

- No APFF functions (limited by the together) configuration
- Only primitive functions (no other configuration)



# Formal verification



# Outline

- Introduction to Dynamic Circuit Specialization (DCS)
- FIR as a Parameterized Design
- **Microreconfiguration process**
- Space applications

# Microreconfiguration Process

Custom HWICAP driver function

**Xhwicap\_Custom\_setClb\_bits ( );**

Read Frames

Modify Frames


Write-back the Frames

Crucial inputs to the function:




- 1) Location co-ordinates of a LUT
- 2) Truth table entries of the LUT

# Reconfiguration Process

Read frames




Write-back the Frames



# Reconfiguration Process



Modify frames

Reconfigure single TLUT




# Reconfiguration Process

Write back the frames



# Reconfiguration Process


Read frames



# Reconfiguration Process

Modify frames




Reconfigure single TLUT





# Reconfiguration Process

Write back the frames



Call `Xhwicap_Custom_setClb_bits ( )`; to reconfigure every TLUT

# Outline


- Introduction to Dynamic Circuit Specialization (DCS)
- FIR as a Parameterized Design
- Microreconfiguration process
- **Space applications**

# Microreconfiguration for a Satellite



- Tune the filters according to the conditions
  - Microreconfigure the satellite filters (if tuning is needed)
- Micro-Scrubbing
  - Microreconfiguration for minimal frame scrub
  - Adv: less memory to store the golden bits and faster reconfiguration

# Surface to Air transmission



- Minimal data Tx from the surface
- Minimal encryption and decryption cost
- Faster Tx due to small amount of data bits

# Last slide

- Much of this work was done in the framework of the EU-FP7 project FASTER and is now continued in the EU-H2020 project (FETHPC) EXTRA
- Tools at [https://github.com/UGent-HES/tlut\\_flow](https://github.com/UGent-HES/tlut_flow)
- More information: <http://hes.elis.ugent.be/>
- Questions?
- THANK YOU