

Heavy Ion SEE Testing of XC7K70T, Kintex7 family FPGA from Xilinx

Presented by Pierre GARCIA

Work performed by Enoal Le Goulen, Laurent AZEMA
Alexandre ROUSSET, Athina VAROTSOU

- **Part description**
- **SEE test constraints**
- **Test methodology**
- **Conclusions**

PART IDENTIFICATION	
Type :	XC7K70T
Manufacturer :	Xilinx
Process:	28nm
Function :	FPGA
PARTS PROCUREMENT INFORMATIONS	
Packaging :	BGA484 → Flip-chip !




Device	Logic Cells	Configurable Logic Blocks (CLBs)		DSP Slices	Block RAM Blocks			CMT	PCIe	GTxS	XADC Block	I/O Bank	Max User I/O
		Slices	Max Distributed RAM (Kb)		18 Kb	36Kb	Max(Kb)						
XC7K70T	65600	10250	838	240	270	135	4860	6	1	8	1	6	300

- **SEE testing, what are the constraints ?**
 - ➔ De-capping component
 - ➔ Facility
 - Range of ions, LET
 - ➔ Device in functioning
 - ➔ Type of event
 - SEL, SEU and SEFI
 - ➔ Dedicated test board (size and compatibility) and test bench

- SEE testing, what are the constraints ?
 - De-capping component
 - Facility
 - Range of ions, LET
 - Device in functioning
 - Type of event
 - SEL, SEU and SEFI
 - Dedicated test board (size and compatibility) and test bench

De-capping operation



- **Flip chip die**
- **Die directly interfaced on the PCB package**
- **Reduce thickness of the die**
- **High beam range → UCL (73 μ m)**


Ion	Energie (MeV)	Range (μm(Si))	LET (MeV.cm ² .mg ⁻¹)
¹³ C ⁴⁺	131	269.3	1.3
¹⁴ N ⁴⁺	122	170.8	1.9
²² Ne ⁷⁺	238	202	3.3
⁴⁰ Ar ¹²⁺	379	120.5	10
⁵⁸ Ni ¹⁸⁺	582	100.5	20.4
⁸⁴ Kr ²⁵⁺	769	94.2	32.4
¹²⁴ Xe ³⁵⁺	995	73.1	62.5

- The lowest ions range will determine the maximum thickness of the die
- 25h of beam is plan to be used

Maximum thickness allowed for this test → 50μm

- **SEE testing, what are the constraints ?**
 - ➔ De-capping component
 - ➔ Facility
 - Range of ions, LET
 - ➔ **Device in functioning**
 - ➔ Type of event
 - SEL, SEU and SEFI
 - ➔ Dedicated test board (size and compatibility) and test bench

Test Bench - Hardware




- SEE testing, what are the constraints ?
 - ➔ De-capping component
 - ➔ Facility
 - Range of ions, LET
 - ➔ Device in functioning
 - ➔ Type of event
 - SEL, SEU and SEFI

- **Temperature will be set at 85°C**
 - ⇒ Monitored with PT1000 and XADC integrated in the DUT
- **Each power supplies will be monitored separately with the GUARD Systems and set at maximum voltage if possible (15 power supplies with 3 GUARD systems)**
- **Dedicated power supply for each power input of the DUT with ramp power-up in order to avoid current peak if Latch-up is observed.**
- **Flash Memory is used to program the DUT in Byte-wide Peripheral Interface (BPI) configuration mode, in case of latchup or hard reset**


- **Two different designs :**
 - ▶ Shift registers and block memory
 - ▶ Typical space application :
 - Interest for spacecraft payload or platform
 - Must present a sufficient complexity to necessitate a Kintex 7 FPGA
 - Failures linked to soft errors must be easy to interpret

Shift Register chain




- **Input clock 200MHz**
- **Input Data 100MHz**
- **3 different Output chains, LVCMOS, DDR and LVDS**

Shift Register chain




- **Input clock 200MHz**
- **Input Data 100MHz**
- **Layers of combinational logic made of 4 inverters on the Enable path**

Shift Register chain




- **Input clock 200MHz**
- **Input Data 100MHz**
- **Layers of combinational logic made of 4 inverters on the Clear pin path**

Shift Register chain




- **Input clock 200MHz**
- **Input Data 100MHz**
- **4 inverters between the output and the next input**

Shift Register chain



- **Input clock 20MHz on PLL x 10**
- **Input Data 100MHz**

- The virtex4 board will generate for each chain, a common external clock of 200 MHz + input square signal of 100MHz
- The output of each shift register chain is buffered 4 bits by 4 in the Virtex4 board
- If 500 consecutives SEU are observed, an SEFI will be counted



Shift registers and BRAM

1

2

3

4


5

6

7

8

I/O Input registers, External CLK, Enable and CLR

FPGA
KINTEX-7
 ■ I/O LVC MOS 3.3V
 ■ I/O DDR 3.3V
 ■ I/O LVDS 2.5V

 $\circlearrowleft = \begin{array}{c} \rightarrow \\ \rightarrow \\ \rightarrow \\ \rightarrow \end{array}$

- *Filling at least 50 - 90% of the reconfigurable blocks*

Chain	Clock	Logic Between registers	Logic to Enable pins registers	Logic to CLR pins registers	I/O type
1	200 Mhz	no	no	no	LVC MOS 3.3V
2	200 Mhz	no	yes	no	LVC MOS 3.3V
3	200 Mhz	no	no	yes	LVC MOS 3.3V
4	200 Mhz	yes	no	no	LVC MOS 3.3V
5	200 Mhz	no	no	no	LVDS 2.5V
6	200 Mhz	no	no	no	DDR 3.3V
7	20Mhz x PLLx10	no	no	no	LVC MOS 3.3V
8	BRAM of 36 Kbits				

- **36 Kbits Block RAM – 4096 address bits and 9 data bits**
- **All memory will be written with two patterns 0xAA for odd address and 0x55 for even address**

	Step 1: Read	Step 2: Readback	Step 3: write	Step 4: Read
No error	Good data ✓	-	-	-
ERR. Type 1	Bad data ✗	Good data ✓	-	-
ERR. Type 2	Bad data ✗	Bad data ✗	Expected data	Good data ✓
ERR. Type 3	Bad data ✗	Bad data ✗	Expected data	Bad data ✗

- **Event classification:**
 - ➔ Transient (error type 1)
 - ➔ Upset (error type 2)
 - ➔ Stuck bit (error type 3)

Conclusion

- **The test is still on development**
- **The final space application is on discussion**
- **The final heavy ions test will be performed before the end of the year.**

- **Thank you for your attention**

- **Any question ?**