

ESA - SpacE FPGA Users Workshop, 3rd Edition

March 15th 2016

WE LOOK AFTER THE EARTH BEAT

Feedback on Xilinx Virtex-5QV

Florian SEYCHAL, ASIC/FPGA Design Engineer

15/03/2016

Ref.: 0005-0007265385

OPEN

ThalesAlenia
A Thales / Finmeccanica Company
Space

Agenda

2

- ✈ Features of the FPGA
- ✈ Design flow
- ✈ Performances
- ✈ Power consumption
- ✈ Recommendations

XILINX VIRTEX XQR5VFX130

Also known as ... SIRF (**S**ingle event **I**mmune **R**econfigurable **F**PGA)

- CMOS Technology / 65 nm process
- Guaranteed operation over full military temperature range (-55°C to +125°C)
- Radiation Hardened By Design (RHBD) Technology
- SEU Hardened Configuration Memory Cells
- Embedded Error Detection And Correction (EDAC) and autonomous writeback for high-performance Block Memory SEU Mitigation

Reference : [DS192 \(v1.4\) Radiation-Hardened, Space-Grade Virtex-5QV Family Overview](#)

Fully characterized for space radiation effects (by the XRTC*)

- **Total Dose**
 - 1 Mrad(Si) total ionizing dose per method 1019
- **Single Event Latch Up (SEL)**
 - Latch Up immunity to LET >100 MeV per mg-cm²
- **Single Event Functional Interrupt (SEFI)**
 - Extremely low rates (e.g. less than once every 10,000 years for GEO orbit)
- **Single Event Upset (SEU)**
 - Different resources have been tested (DSP, BRAM, Flip Flops, CFG memories)

*XRTC = Xilinx Radiation Test Consortium

Reference : [DS192 \(v1.4\) Radiation-Hardened, Space-Grade Virtex-5QV Family Overview](#)

✈ Example of radiation sensitivity for an altimeter orbit (873km, 78°)

✈ No SEL

✈ No SEFI (much less than one event per mission)

✈ SEU rate

Type of resources	Event rate	Impacts
CFG memories	Around 2 events per mission	Bitstream re-load
DSP blocks	Less than 8 events per day	No impact
BRAM memories		
Without EDAC	Less than 10 events per day	No impact
With EDAC	Much less than 1 event per mission	No impact
Flip-Flop	Much less than 1 event per mission	No impact

FPGA resources

- 81920 SEU Hardened Flip-Flops
- 81920 x 6-inputs LUTs (Look-up Table)
- 320 DSP slices
- 298 x 36 Kb Block RAM
- 836 User I/Os
- 6 PLL / 12 DCM
- ...


About **2 Millions** of equivalent ASIC Gates (for logic only)

+

Up to **10.5 Mb** of embedded memory


Reference : [DS192 \(v1.4\) Radiation-Hardened, Space-Grade Virtex-5QV Family Overview](#)

ASIC/FPGA flight model complexity trend



Design flow used for Xilinx Space-Grade FPGA

(1/2)



- Design
- Verification
- Logic Synthesis
- Place and Route



✈ Formal proof verifies RTL versus layout tool output netlist

✈ Why ?

✈ RTL and gate simulations cannot be fully exhaustive

✈ How ?

✈ Flow built with the help of tool suppliers

✈ Declare DSP, memory blocks and specific macros as black boxes

✈ Results


✈ 100% of the designs are equivalent (with exclusion constraints)

✈ Delta of performances between:

✈ Space-grade FPGA XQR5VFX130-1 (SIRF)

✈ Commercial FPGA XC5VFX130T-1

✈ Comparison between datasheets:



Performances of FPGA components
(XC5VFX130T-1 → XQR5VFX130-1)

Reference : [DS692 \(v1.3.1\) Radiation-Hardened, Space-Grade Virtex-5QV Data Sheet](#)

Concerns only basic elements and **not routing nets !**

Performances on a data processing design

Complexity

	Used	Available	% used on SIRF target
Flip-Flop	30506	81920	37.2%
Logic	22355	81920	27.3%
DSP	172	320	53.8%
RAM	181	298	60.7%
IO	432	836	51.4%

The best internal core frequency

➤ $f_{\text{CORE(XC5)}} = 173 \text{ MHz}$

➤ $f_{\text{CORE(XQR5)}} = 125 \text{ MHz}$

On this design, performances of the Xilinx Space-Grade FPGA is **about 28%** lower than those of the commercial target.

On the previous design


Data from XPE*

Main issue

If the junction t° \uparrow
then the power \uparrow

And if the power \uparrow
then the junction t° \uparrow



→ closed-loop system



*Reference : Xilinx Power Estimator 14.3

The **power** and the **junction temperature** must be carefully monitored.


✈️ Power can be splitted into multiple components:




The main contributor of power consumption is the **static power** (~leakage current).

Critical design on V5-QV FPGA

FPGA resources utilization



Congestion can appear and performances can be deteriorated if no precautions are taken.



- ✈ In order to design with SIRF, you must:
 - ✈ Use ISE Design Suite 13.2 (released in 2011)
 - ✈ Use the Virtex-5QV FPGA Overlay
 - ✈ Use a special XPE for power consumption (including SET filter FF)
 - ✈ Potentially, target the commercial FPGA (i.e. *XC5VFX130T-1*) if you don't use Xilinx flow

✈ And more generally:

- ✈ Properly constrain your design for the P&R tool :
 - Timing exceptions, clocks, etc...
 - Floorplanning / Physical constraints
- ✈ Respect Xilinx coding style
- ✈ Optimize architecture (pipeline, parallelization...)
- ✈ When a stable fully-routed solution was found, you can launch SmartXplorer in order to check if there is a better strategy for your design.

Thank you for your attention.