



Dyplo

software driven threaded FPGA development using partial reconfiguration techniques

Dirk van den Heuvel Principal Consultant

March 15, 2016 / 15:35-16:00, Newton 1 and 2 SEFUW : SpacE Fpga Users Workshop, 3rd edition





Topic in a nutshell

- Real Embedded company; 170 employees
 - 130+ embedded software developers
 - 20+ FPGA designers
 - 10+ board designers
- Founded in 1996, privately owned
- 3 Business unit:
 - Since 1996: Consultancy: the Netherlands
 - Since 2006: Project execution: Europe and North America
 - Since 2014: Product development and sales: World Wide



ALLIANCE PROGRAM PREMIER MEMBER







- Accelerate our customers developments is key in everything we do!
- Total **ecosystem** of embedded solutions
- Embedded hard-and software solutions
- All products are combinable and compatible
- High quality solutions for today, build with the future in mind






Advances in (MP)SoC technologies Heterogeneous architectures












TOPIC EMBEDDED PRODUCTS

in your future









Common programming model?

- Application processors
 - (Certified) Operating systems
 - Multi-core programming support
 - Programming in C, C++(11) and higher abstractions
- Microcontrollers
 - Minimal functionality operating systems
 - Libraries with (certified) functionality
 - Programming in C/C++
- GPU
 - Coexists with an application processor
 - Programmed using e.g. OpenCL API
 - SIMD like instructions
- DSP
 - Limited OS functionality
 - Programmed using C with dedicated compilers
- FPGA
 - No operating system (right?)
 - Programmed using VHDL/Verilog every time from the bottom-up
 - IP usage for design speedup
 - Increased usage of C, C++ and OpenCL for algorithmic part









- Distributed connected heterogeneous processing units
- Proprietary connectivity, no common interconnect, no common API
- C/C++(11) most common programming language, but not portable code
- Programming abstraction is very different
- Software programming needs "threaded" hardware
- No common code base
 - Application is sum of many partial applications









DYnamic Process LOader


Providing developers the ability to connect to various processing units of choice while dynamically loading, distributing and controlling tasks







Hardware/software integration



OS support for: •Threading •Memory management •synchronization

Fixed functionality
Complex interfaces
Complex integration with SW










- ✓ Simplified heterogeneous platform development
- ✓ Out-of-the-box integration of processor & FPGA
- ✓ Faster "Time-to-Space"
- ✓ FPGA programming made software-friendly
- ✓ Runtime re-use of FPGA fabric
- ✓ Architectural exploration























































- Treaded FPGA design using Dyplo
 - Extensive use of partial reconfiguration techniques
 - Seamless integration in the software design flow
- Dyplo Development Environment (DDE)
 - Frame-work \rightarrow Development \rightarrow Deployment
- Time/cost-to-Space
 - Dyplo certifiable framework
 - Re-use of FPGA fabric
 - In-flight reprogramming of functionality







TOPIC EMBEDDED PRODUCTS

Eindhovenseweg 32-C, 5683 KH BEST, The Netherlands P.O. Box 440, 5680 AK BEST, The Netherlands

Phone: +31 499 336969 | Fax: +31 499 336970

www.TopicProducts.com | info@TopicProducts.com



