



DMON and the AGGA-4

Michael Ryan

CTO

O.C.E. Technology

Once upon a time...

Embedded System:

Microprocessor *chip*

Interface *chips*


RAM *chips*

EPROM *chip*


- *All separate chips -> you could get at them*
 - In-circuit emulator (remember Tektronix 8002A?)
 - Logic analyser
 - Oscilloscope

But today ...

e.g. OCE's E698PM: 4 CPUs, 34 other units, 1 chip



But today...



But today ...

e.g. FPGA:

- Selected from device libraries

- Designer rolls own device

- > Multiple devices on SoC, some unique

- > Maybe very heterogeneous

All internal to 1 chip!

And also ...

Often not COTS, may be expensive (> Euro 10K) ,
limited supply

Chip may be a prototype (FPGA), limited supply

Chip may need to be actually embedded
perhaps in hazardous area
perhaps in area not suitable for debugging

May need flexible access to a scarce resource

And tomorrow ...

.... will be worse:

Greater hardware complexity

Greater hardware heterogeneity

Number of device registers -> infinity

Increasingly complex tasks

Even greater software complexity

So the challenges:

How to know what's happening down there.

1. States of the different devices
2. Meanings of register bits
3. What about caches, busses, MMU?
4. What is the software doing???
5. What is happening to the data?
-> intuitive user interface -> GUI

Provide flexible/shared access

User extendable for user defined IP

Test scripting

SoC hardware needed

SoC must have built-in hardware debug support
At least the following:

Debug link to outside, bus master with own command language and protocol

Supporting standard PC connection, at least one of UART, USB, Ethernet, JTAG (via e.g. USB converter)

CPUs must have DSU to allow CPU be controlled and registers be examined

Buffers to capture bus transactions

Hardware breakpoints/watchpoints

Workstation software

Workstation/PC software able to

- Use SoC debug link (UART, Ethernet, USB,
others via converters)

- Recognise devices present on SoC

- Load executables

- Provide usual software debug, breakpoints etc

- Provide secure remote access


- Be extended by user

- Monitor data

- Run test scripts (TCL, Python)

- Be intuitive/easy to use

One approach – DMON



DMON CONSOLE v2.0.11.5


File Edit Connect Monitor Tasks Language Help

Hardware Key
 Serial number: 1195635966
 Type: perpetual

Please input command and parameters
 Parameters can involve symbols, hex, denary, octal and binary numbers and operators
 Allowed operators are +,-,*,,*,>>,<<,^,|,(,)
 Unary + or - at start of parameter must be preceded by comma


ELF File
 Wrote section .text 100%
 section: .text at 0x40000000, size 48064 bytes
 Wrote section .data 100%
 section: .data at 0x4000BBC0, size 2476 bytes
 read 229 symbols
 entry point: 0x40000000
 Program started

DMON >



100%  368 Byte/s  0 Byte/s SCLK:100 MHz BRD ID:S698PM  LINK: ETH 192.168.1.95



DMON SoC block diagram




Created from plug-and-play or configuration file

Colour indicates connectivity or state, click on block for details

GUI - Drill down to register bits




When a functional block is selected, any of its associated registers can be selected and a new window opened showing the bit definitions of the register.



Timer configuration register		
Register Value:	0x00000022	
Number of Timers	2	[0:2]
APB Interrupt	4	[3:7]
Separate interrupts (SI)	no	[8]
Disable timer freeze (DF)	no	[9]
Enable external clock source (EE)	no	[10]
Enable latching (EL)	no	[11]
Enable set (ES)	no	[12]
<input type="button" value="Set Value"/> <input type="button" value="Apply"/> <input type="button" value="Cancel"/>		


Remote Access (wide-area)




Remote debugging over the Internet secured with SSL

For distributed development or when hardware scarce/inaccessible

DMON support for user-defined IP




Real-time target data display & store



Data to be shown visually using inbuilt graphs or stored to disk.


Tcl and Python scripting



A tab for editing and running TCL and Python script files is included.

Executing scripts use the console window for output which can be logged for later analysis.

DMON – Standard Functions



Platforms, architectures & debug interfaces

Client Support

- Windows (XP, 7, 8, 10)
- Linux
- Cygwin

Processor Architectures

- SPARC V8 (multicore)
- ARM

Debug interfaces

- RS232 serial
- Ethernet
- USB
- JTAG (Digilent, FTDI, Xilinx)
- SpaceWire

AGGA-4

Leon2FT CPU

Various interfaces

FFT unit

CRC unit

GNSS Signal processor

36 Channels, settings, correlators etc.

Datasheet(!) 269 pages

Heterogeneous (to say the least)

AGGA-4 GNSS

Can handle different standards (GPS, Galileo, GLONASS,..)

Interfaces with up to 4 RF Front-ends

Digital Beam-forming unit

36 single frequency double code GNSS channels with aiding functionality (code and carrier aiding for autonomous NCO update)

Flexible primary code generators (LFSR and memory based)

Support of Binary Offset Carrier and secondary codes


Used for e.g.

Precise orbit determination


Meteorology

Upper atmosphere, reflections from sea surface

AGGA-4



AGGA-4 GNSS



AGGA-4 (Ruag board)



DMON and AGGA-4

CH Status

Channels Status

Channel#	Active	Mask	Priority	Pending	InputSel	CarrSel	CodeSel
Channel_0	● disabled	Pending Register	Set Low	No	first bypass of DBF0 (IM 0)	Local	Local
Channel_1	● disabled	Pending Register	Set Low	No	first bypass of DBF0 (IM 0)	Local	Local
Channel_2	● disabled	Pending Register	Set Low	No	first bypass of DBF0 (IM 0)	Local	Local
Channel_3	● disabled	Pending Register	Set Low	No	first bypass of DBF0 (IM 0)	Local	Local
Channel_4	● disabled	Pending Register	Set Low	No	first bypass of DBF0 (IM 0)	Local	Local
Channel_5	● disabled	Pending Register	Set Low	No	first bypass of DBF0 (IM 0)	Local	Local
Channel_6	● disabled	Pending Register	Set Low	No	first bypass of DBF0 (IM 0)	Local	Local
Channel_7	● disabled	Pending Register	Set Low	No	first bypass of DBF0 (IM 0)	Local	Local
Channel_8	● disabled	Pending Register	Set Low	No	first bypass of DBF0 (IM 0)	Local	Local

DMON and AGGA-4

CH Config

Configuration Window for Channel 0

● Channel 0 ▾ Disabled ▾ Slave Copy Save Load PrintReg

InputSel FDC CodeGen CDL Correlator AidUnit DMA

CodeGenUnitCtrl

Register Value: 0x00000000			
Trigger	Integration Epoch	▼ [0]	0
StartOfEpochSel	shift register 1 of V...	▼ [1:2]	0 0
StartVFCG	do nothing	▼ [3]	0
StartCM1	do nothing	▼ [4]	0
StartCM2	do nothing	▼ [5]	0
ResetSCM1	do nothing	▼ [6]	0
ResetSCM2	do nothing	▼ [7]	0
VFCGLongEn	2x14 bit	▼ [8]	0

DMON and AGGA-4

CH Config

Configuration Window for Channel 0

● Channel 0 ▾ Disabled ▾ Slave Copy Save Load PrintReg

InputSel FDC CodeGen CDL Correlator AidUnit DMA

CorrUnitCtrl

Register Value: 0x00000000			
ResetAtStartofEpoch	do nothing	[0]	0
LongEpochLLQ	integrate over the ...	[1]	0
ASEEn	do nothing	[2]	0
IQSel	incoming Q-path	[3]	0
CDLSel	LL replica of the De...	[4:5]	0 0
DataCollectLength	0	0 [6:10]	0 0 0 0 0
ResetDataCollect	do nothing	[11]	0
CarrFreqSel	include	[12]	0
CodeFreqSel	include	[13]	0
ME CarrObsSel	contains phase MS...	[14]	0

DMON and AGGA-4

IM

IM0 IM1 IM2 IM3

inputmodulectrl

Register Value: 0x00000000

Mode	Input Format Conv...	[0:1]	0 0
IFCFormat	Sign/Magnitude	[2:3]	0 0
DDCMainInSel	local	[4]	0
DDCAuxInSel	local	[5]	0

Apply

ddcmainphaseinc

Register Value: 0x00000000

Inc	0	0	[0:6]	0 0 0 0 0 0
-----	---	---	-------	-------------

Apply

ddcmainfirquantthres

Register Value: 0x00000000

Thres0	0	0	[0:9]	0 0 0 0 0 0 0 0 0
Thres1	0	0	[10:19]	0 0 0 0 0 0 0 0 0

DMON and AGGA-4

PLD

PLD5IInputSel

Register Value: 0x00000000

InputSel Levels are measured [0:1] 0 0

Apply

PLD5ICtrl

Register Value: 0x00000000

AccTime 0 0 [0:23] 0

SelectTrigger latched after AccTi... [24] 0

Apply


PLDIQInputSel

Register Value: 0x00000000

SignalSel 0 0 [0:5] 0 0 0 0 0

InputSel Input Modules afte... [6:7] 0 0

Apply



Conclusion

DMON and AGGA-4:

Probably still necessary to read the manual

But a lot easier/more efficient using DMON

And similarly:

Other SoCs much easier/more efficient to work with using DMON

The future:

DMON library continually growing, over 100 devices at present

DMON: The debug System of Choice for Systems on Chip

DMON

Wiki: <http://dmon.ocetechnology.com>

Evaluation versions available : www.ocetechnology.com

Thanks for support to :

European Space Agency

(Contract 4000112849/14/NL/CBi/fk)

Irish Government (Enterprise Ireland)

OCE Technology

- Launched 2013, Space & Aerospace Market focusing on **Software Tools, SoCs, SIPs, Satellite Subsystems**
- **Distributors:** Orbita (China), Dimac Red (Europe), Syraton (India)
- **Experienced Team:** Have delivered products to International OEMs (Siemens, Reuters, Vtel, NEC, Intel, Honeywell) (General purpose, Crypto & XML processors)



- **Funding & Shareholders:** Private Irish Company. Shareholders are private investors and Enterprise Ireland.



michael.ryan@ocetechnology.com
www.ocetechnology.com
<http://dmon2.shoutwiki.com>

