# WE LOOK AFTER THE EARTH BEAT ADCSS16

#### Iridium Next MHSTR SW A first step towards mixed criticality

#### G. Veran – R. de Ferluc



3230347-DOC-TAS-EN-003

THALES ALENIA SPACE INTERNAL

26/10/2016

10



#### **IRN MHSTR SW integration**

#### **Overview of OSTRALES for Time and Space partitioning**

**FDIR strategy** 

New challenges and solutions

ThalesAlenia

THALES ALENIA SPACE INTERNAL

# IRN MHSTR SW Integration

#### midium computer

>> PFC based on LEON3 UT699 including MMU and cache

#### MHSTR overview :

- 3 optical heads connected by 3 point-to-point SpW links to the processor module
- MHSTR SW integrated in the satellite central Platform SW (OBSW)

#### ➤ Benefits :

- Reduction of HW on OH side => cost reduction of equipment
- High benefits thanks to IRN constellation scale

THALES ALENIA SPACE INTERNA



# IRN MHSTR SW Integration

MHSTR SW is provided as a C library by supplier

MHSTR is built has an independent image

>> No link edition between OBSW and MHSTR !

Interface done with to two "trampoline" structures type MHSTR TO PFSW TRAMPOLINE T is record -- offset: +0x00 VERSION **: BASIC TYPES.UINT32 T:** -- internal functions - offset: +0x100 INIT MHSTR SW ADDRESS : SYSTEM ADDRESS: EXE MHSTR SW ADDRESS : SYSTEM ADDRESS: -- input variables - offset: +0x200 MHSTR TC ADDRESS SYSTEM ADDRESS: SV VELOCITY ADDRESS : SYSTEM.ADDRESS; OH1 PELTIER STATUS ADDRESS : SYSTEM ADDRESS: OH2 PELTIER STATUS ADDRESS : SYSTEM ADDRESS OH3 PELTIER STATUS ADDRESS : SYSTEM.ADDRESS MHSTR TM ADDRESS : SYSTEM ADDRESS OH1 TM ADDRESS : SYSTEM ADDRESS: OH2 TM ADDRESS SYSTEM ADDRESS OH3\_TM\_ADDRESS : SYSTEM.ADDRESS: OH12 FL ALIGN Q IN ADDRESS : SYSTEM.ADDRESS OH23 FL ALIGN Q IN ADDRESS : SYSTEM ADDRESS: OH31\_FL\_ALIGN\_Q\_IN\_ADDRESS SYSTEM.ADDRESS OH1 AIT ALIGN MAT ADDRESS : SYSTEM.ADDRESS OH2 AIT ALIGN MAT ADDRESS SYSTEM ADDRESS OH3 AIT ALIGN MAT ADDRESS SYSTEM ADDRESS

end record;

MHSTR SW can be reloaded separately in flight

THALES ALENIA SPACE INTERNAL



# **IRN MHSTR SW Integration**

- >> A SW container has been developed to host the library :
  - Manages the interface with other OBSW components
  - Manages the interface with the ground (TM/TC)
  - Manages SpW ACQ/CMD cycles
- Defined with TAS-F component framework (CCM almost ~ OSRA)
- mHSTR SW tasking
  - ~ 2 entry points
    - Autonomous Attitude Determination
    - Autonomous Tracking



Scheduled by two RTOS processes (4Hz and 8Hz)

THALES ALENIA SPACE INTERNAL



- Introduction of Time and Space partitioning
  - The objectives were:
    - To avoid fault propagation from the MHSTR SW to the OBSW
    - To detect MHSTR SW faults
    - To take appropriate recovery actions
  - m Time partitioning
    - Make sure the MHSTR SW does not exceed a predefined maximum execution time
  - Memory partitioning
    - Make sure that MHSTR SW does not write outside its memory areas
  - Instruction partitioning
    - Make sure the MHSTR SW does not use processor critical instructions

THALES ALENIA SPACE INTERNAL

#### main and the main

~ A Maximal Execution Time (MAET) is defined for each task, based on:

- Supplier WCET measurements
- OBSW scheduling and margins

>> Execution time monitoring is implemented by RTOS using an HW timer

- MAET value is loaded in the timer at each task cycle start
- Timer value is saved and reloaded at each task preemption





- Instruction partitioning
  - OBSW tasks are executed in supervisor mode and so can execute all instructions including the privileged ones
  - MHSTR tasks are executed in user mode. If they attempt to execute a privileged instruction a trap is raised by the processor
  - The trap is handled by the supervisor software
  - LEON3 mode is configured by OSTRALES at each context switch

THALES ALENIA SPACE INTERNAL



- **Space** partitioning
  - Implementation based on HW CPU mechanisms
    - ∠ MMU
    - Processor user/supervisor mode
  - Direct 1-1 mapping between virtual&physical addresses
  - ➤ 1 MMU context for MHSTR SW giving access to :
    - MHSTR Text, Data and Bss sections
    - OSTRALES Syscall section
  - >> MHSTR SW cannot access all other memory areas
  - Additional memory protections are implemented to protect specific memory areas also from supervisor tasks (e.g. code area...)

THALES ALENIA SPACE INTERNAL



Context 1 OBSW

- ∼ Communication OBSW/MHSTR SW
  - ➤ OBSW can access the whole MHSTR SW memory
    - OBSW writes input data in a dedicated memory area of the MHSTR SW
    - MHSTR writes its output data in its own memory area
    - Scheduling prevents concurrent accesses
  - >> Synchronous services are implemented by OSTRALES System calls
    - getOBT, getRemainingExecTime...





# FDIR strategy

- >> Faults are detected by handling the following processor traps
  - MMU traps, Privileged instruction trap and MAET Timer interrupt
  - ➤ But also general Integer Unit traps (Division by zero, window overflow...)
- The FDIR defines corrective actions
  - ~ A new FDIR level has been defined (level alpha)
    - Handles first MHSTR error occurrence
    - MHSTR SW is reset and restarted (no impact on other SW components)
    - Pure SW reconfiguration
  - In case of persistent error, FDIR escalation is done (classical FDIR steps)
    - 2<sup>nd</sup> occurrence : PM reset and restart in NOM
    - 3<sup>rd</sup> occurrence : PM reset and restart in SAFE (MHSTR not used in SAFE)





## FDIR strategy

#### >Example (extracted from MHSTR test procedure):

- MHSTR code is patched to introduce infinite loop during the computation



This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space - © 2015, Thales Alenia Space

A Trains / Formeconica Con

#### New challenges and solutions

- ~ Current OSTRALES solution is well suited for applications :
  - >> Purely synchronous/periodic (whose scheduling can be easily managed)
  - >> With limited interfaces with other applications
  - With limited IO needs and constraints (response time, frequency...) that can be managed externally by Host SW
- >> But is not suitable for :
  - Complex applications with strong constraints (interface, IO, scheduling...)
- - >> Higher computing power will enable a higher centralization of avionics SW
    - GNSS, Payload, On-board planning, Nav Cam processing
- Additional constraints will have to be taken into account
  - Porting on new target (ARM, Power PC)
  - Multicore based computers
  - Application with security needs

THALES ALENIA SPACE INTERNA



#### New challenges and solutions

- The solutions will be based on hypervisors
  - 🛰 PikeOs
  - 🛰 XtratuM
- The best hypervisor configuration approach will have to be defined case by case
  - Mapping of partitions on cores
  - Strict time partitioning or priority based partition scheduling
  - Strict space partitioning or used of shared memory areas
- Additional studies has to be performed to managed resource interferences on such architecture
  - Internal processor bus
  - Cache and memories
  - ~ IO

THALES ALENIA SPACE INTERNA





# **Questions ?**



THALES ALENIA SPACE INTERNAL