



Triple Core Lock Step (TCLS) ARM FOR SPACE

Xabier Iturbe, **Balaji Venu** & Emre Ozer
ARM Research, Cambridge

ESA Workshop 2016



European
Commission

Horizon 2020
European Union funding
for Research & Innovation

The Architecture for the Digital World®



A semiconductor IP company headquartered in Cambridge, UK

- Key supplier of IP blocks enabling scalable, efficient system-on-chip solutions
- Product portfolio:
 - Diverse components, including **CPUs and GPUs** designed for specific tasks
 - **Interconnect System IP** delivering coherency and the quality of service required for lowest memory bandwidth
 - **Physical IP** for a highly optimized processor implementation
 - **Software** increasing system efficiency with optimized software solutions

TCLS ARM for Space



Introduction

- Collaborative project funded by European Commission H2020 Space program
- Start in Feb'15 – 2-yr duration

Partners



(Project Leader)



Public Website

<http://www.tcls-arm-for-space.eu/>


Project Objectives

- Investigate the feasibility of a **fail functional ARM CPU** using the triple core lockstep (TCLS) principle
- Target **radiation-tolerant space** and **safety-critical terrestrial** applications
- Assess the fail functional design using radiation-tolerant STM65nm technology

ARM's Objectives

- Understand **fail functional** design requirements and principles under heavy SEU scenarios
- Design the **TCLS Cortex-R5** sub-system
- Capture trade-offs of TCLS in comparison to single core and dual-core Lockstep (DCLS) solutions


TCLS in a Nutshell



Concept

- Three ARM CPUs execute in lockstep
- Shared ICache, DCache & memory
- **Fail functional capable** – Resynchronize upon divergence
- Support for demand scrubbing, count correctable errors
- On-line testing, Error injection feature supported

ARM Triple Core Lock-Step (TCLS) Processor




- **3 ARM CPUs** (e.g., Cortex-R5) to be implemented using **commercial process technology**
 - Original and optimized CPU design – No modifications to the RTL
 - Open to be used with any other ARM CPU, including performance-oriented A-class
 - Shared memory
- **TCLS Assist Unit** to be implemented using **rad-hard process technology (for space-use)**
 - Coordinates the CPUs
 - Detects errors (correctable and un-correctable) & prevent them from propagating to memory (majority-voting)
 - Re-synchronizes CPUs after correctable errors & CPU scrubbing

Preliminary Results @ 32 nm CMOS LP Process Tech




- Performance (not optimized yet):
 - @ 450 MHz → ~750 DMIPS
- Area:
 - < 36% overhead w.r.t. DCLS (64 KB caches and TCM)
 - TCLS Assist Unit: < 7% overhead → Smaller with greater CPUs (e.g., Cortex-A)
- CPU Re-synchronization / Scrubbing:
 - < 5 us (SAVE_ISR: 1,171 clock cycles & RESTORE_ISR: 1,180 clock cycles)
 - Current commercial solution take about 1 ms!!



Soft-Error Rate (SER)




Failure Rate:
5.4%



Unit Criticality Analysis

Detailed reports available!



SER			
Criticality Level 0 (CL0)	0%		
Criticality Level 1 (CL1)	1%	→	24%
Criticality Level 2 (CL2)	25%	→	49%
Criticality Level 3 (CL3)	50%	→	74%
Criticality Level 4 (CL4)	75%	→	99%
Criticality Level 5 (CL5)	100%	→	100%

Questions ???

Drop by our poster at the exhibition centre for more details