

FT-Unshades maintenance

TEC-ED & TEC-SW Final presentation days, 9th May 2017

Contents



- Introduction
- Usability improvements
- Bug fixes
- Extension of injection coverage
- Analog FTU integration
- Beam experience
- Conclusions and future work

Contents



• Introduction

- Usability improvements
- Bug fixes
- Extension of injection coverage
- Analog FTU integration
- Beam experience
- Conclusions and future work

Introduction



FT-Unshades2: FPGA-based fault injection emulator (SEUs).

Also an analog utility, **AFTU** (SETs).



Introduction



FT-Unshades2: FPGA-based fault injection emulator. Also an analog utility (**AFTU**).

Objectives of the maintenance contract:

- Improve usability & documentation
- Bug fixes
- Continue development & improvements

Contents



- Introduction
- Usability improvements
- Bug fixes
- Extension of injection coverage
- Analog FTU integration
- Beam experience
- Conclusions and future work

Usability improvements



- Improvements on the User Friendly Interface (UFF)
 - $\circ~$ Ease of use, waveform presentation
- A report on the usability of the Analog FTU tool has been written and delivered
- TNT user manual and scripting guide
- UFF user manual

New user guides





Contents



- Introduction
- Usability improvements
- Bug fixes
- Extension of injection coverage
- Analog FTU integration
- Beam experience
- Conclusions and future work

Issues solved



More than 100 issues solved:

- HW / SW stability
- Bug fixes
- New features

Contents



- Introduction
- Usability improvements
- Bug fixes
- Extension of injection coverage
- Analog FTU integration
- Beam experience
- Conclusions and future work



Previously, only injection on Flip-flops was supported:

- High demand for injection in Block RAMs
- -> Study SEUs in Microprocessor memories

Injection in Block RAMs now supported





Design with embedded BRAM



Read from BRAM (TNT)

load vectors lectura.dat xc configure all clk rewind clk step 10 dump logs 0 10 ram/RAMB36 X2Y25/B:BIT0.g: 1 1 1 1 1 1 1 1 1 1 1 1 ram/RAMB36 X2Y25/B:BIT0.f: 1 1 1 1 1 1 1 1 registro/data out.g: 00 00 00 00 00 00 48 48 48 48 48 registro/data out.f: 00 00 00 00 00 00 48 48 48 48 48 dbg frame read 0x00210100 00 00 00 00 00 00 00 00 07 02 F6 0A 00 00 00 00 00 00 00 00



Write to BRAM (TNT)

do	dbg_	rar	n_36	et (0x00	0210	0100	0 32	20 (D																	
940	clk	ste	ep 1	10																							
940	dum	p_10	ogs	0 2	20																						
/r	am/I	RAM	B36	X21	125,	/B:I	BIT	D.g:	: 1	1 1	1 1	1 1	L 1	1 :	1 1	1	1	1 1	1	1	1 1	1	1 1				
/r	am/I	RAM	B36	X21	125,	/B:I	BIT	D.f	: 1	1 1	1 1	1 1	L 1	1 :	1 1	1	0	0 0	0 (0	0 0	0	0 0				
/r	egi	stro	o/da	ata	out	t.g:	: 00	0 00	0 00	0 00	0 00	0 00) 48	3 4	8 4	84	8	48	48	48	48	48	48	48	48	4F	4
F	4F																										
/r	egi	stro	o/da	ata	out	t.f:	: 00	0 00	0 00	0 00	0 00	0 00) 48	3 4	8 4	84	8	48	48	49	49	49	49	49	49	4F	4
F	4F																			100							
940	dbg	fra	ame	rea	ad (0x0	0210	0100	D																		
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00												
00	02	00	00	00	00	00	00	00	00	00	00	00	00	00	00												
00	00	00	00	00	00	00	00	07	02	F6	0B	00	0.0	00	0.0												
00	00	00	00	00	00	00	00	00	02	00	00	00	00	00	00												
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00												
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00												
00	00	00	00	00	02	00	00	00	00	00	00	00	00	00	00												
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00												
00	00	00	00	00	00	00	00	00	00	00	00	00	02	00	00												
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00												
00	00	00	00																								



💽 esa 🔐 🧭 Logged as mamugui = lectura memoria mod Files A Debug --10 -2 -0 -foreach x {/ram/RAMB36 X2Y25/B:BIT0} { bit watch \$x 0 1 2 3 4 5 6 7 8 9 10 foreach x {/registro/data out/} { bit watch \$x } 404 /ram/RAMB36 X2Y25/B:BIT0 obj bind \$FPGA CONFIG 1 xc configure all /registro/data out 00 48 obj bind \$FPGA VECTORS 2 clk rewind 00 48 clk step 10 dbg_frame_read 0x00210100 **Read from BRAM (UFF)** 00 00 00 00 00 00 00 00 00 07 02 F6 0A 00 88 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00

Ready



Image: Secture_memoria_mod Files I telerachy Run Re Debug Image: Secture_memoria_mod 0 1 2 3 4 5 6 7 8 9 10 11 12 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 20 00	ලesa 🔐 😋	Logged as mamuqui v
Weighthodata_out 00 48 4P 00 48 49 4F Oto 68	▲ lectura_memoria_mod Files 1: Hierarchy	00 00<
	Write to BRAM (UFF)	00 00 00 00 dbg_ram_set 0x00210100 320 0 clk_step 10 dbg_frame_read 0x00210100 00 00 00 00 00 00 00 00 00 00 00 00 00

Contents



- Introduction
- Usability improvements
- Bug fixes
- Extension of injection coverage
- Analog FTU integration
- Beam experience
- Conclusions and future work

Analog FT-Unshades



What does it do?

• Analyzes the effects of radiation on analog circuits

How does it do it?

- Instrument a circuit
- Create injectors
- Create watches
- Build the actual simulation

Workflow





Instrumentation



- Take the design of a circuit and add instruments to alter its behavior.
- For every technology, a small database of instrumentable elements is used.
- It generates three files:
 - an instrumented version of the original netlist;
 - a list of sources where faults may be injected;
 - a list of nodes that can be watched during the simulation.

Injectors



- Determine where and when faults are injected during the simulation.
- Candidates are in the source list generated during the instrumentation step.
- Each element is injected at impacts times and with charges provided by the user.

Injectors



prueba 🔒 Files			
6			
ଂ୍ଟ I0_I0_M3	🖉 Times (t):	2n:6n:1n	4
°೭೦ I0_I1_M10	🖗 I0_I0_M5		
°℃ I0_I1_M5	🖉 Charges (Q):	0.5p	
°⊑° I0_I1_M0	🖉 Times (t):	1n:9n:0.5n	
°ය I0_I1_M7	<i>₹</i> 10_10_M0		
°௺ I0_I1_M6	🖉 Charges (Q):	0.1p, 0.2p, 0.5p	
°ഥ I0_I1_M3	Times (t):	2n:6n:1n	
°≌ I0_I1_M1	🖗 I0_I0_M1		
° ¹ 2 I0_I1_M8	🖉 Charges (Q):	0.05p, 0.1p	
	Times (t):	2n:6n:1n	
			=
	🖉 Charges (Q):	0.5p	
	🖉 Times (t):	2n:6n:0.5n	
	🖉 Charges (Q):	0.5p	
	🖉 Times (t):	2n:8n:1n	
	() Charace (O):	0.50	-

Watches



- Determine which elements are analyzed during the simulation.
 - \circ $\,$ Node signals or composed expressions
- Candidates are in the node list generated during the instrumentation step.
- A heuristic is used, simulation-wide, to determine how the circuit differs from its correct behaviour, defining the test campaign.

Watches



💽 esa 🙀 🧭			
着 prueba 🔒 Files			E
A			
° <u>⊺</u> ₀ //0/l1/R7_4dmy0	^	O int	
°℃ //0//1//SS		🖉 expr:	/I0/I1/net07
°C //0/11/net03		🧷 threshold :	0.125
°℃。//0//1/net013		reset	
°℃8 //0//1/net06		🧷 expr:	/I0/RESET
් //0/1/net015		🖉 threshold :	0.8
ି		👁 cap	
°tg //0/CAP		🧷 expr:	/I0/CAP
°⊥° /10/RESET		🧷 threshold :	0.25
್ಕ್ /10/VDD			
ଂଘ୍ର /I0/VSS			
ଂଅତ୍ତ /I5/vout	E		
°T ₀ ° //5/net1			
°to /net3			
°To <i>N</i> dd			
°to Inet011			
°to /net09	*		

The Simulation



The final output is:

- A modified netlist on which the simulation runs;
- An Ocean-based script that evaluates the circuit's radiation performance.

With both, an SET sensitivity analysis can be performed in the Spectre-based simulator.

• .csv output file

Analog FTU maintenance



Work from previous version of AFTU:

- Implementation of a GUI in UFF 3.7, integrated with digital fault injection tool.
- Adaptation to new technologies (IHP 130 nm, TSMC 65nm, UMC 65nm)
- Tool development and usability tests with analysis of real circuits (ours and 3rd-party).

Analog FTU maintenance



Potential new features related to:

- Test campaign and fault injection upgrades
 - Increase user-friendliness (file formats, GUI options)
 - Allow hierarchical & random injections
- Models and heuristics improvement
 - Computer efficiency, additional heuristics
 - Additional total dose studies (TID + SET)
- Study of interoperability with FTU (digital)
- Multiple impacts emulation

Contents



- Introduction
- Usability improvements
- Bug fixes
- Extension of injection coverage
- Analog FTU integration
- Beam experience
- Conclusions and future work



F.I. and radiation tests tipically differ because:

- Different FPGA device
- Different implementation pin constraints
- Different P&R solutions
- Different time windows
- [...]

What if we use **exactly the same hardware** with **exactly the same bitstream**?



- Bridging the gap between F.I. & radiation
 F.I. does not pretend to substitute radiation testing
- It is important for us to characterize FTU2
 - Determine which conditions are needed to get the maximum accuracy with respect to radiation testing, and which accuracy is that.
 - Implemented full FPGA readback capability -> get number of upsets in FPGA
- First time to test FTU2 with actual radiation.



Los Alamos Neutron Science CEnter (LANSCE)

- New Mexico, November 2016
- Weapons Neutron Research facility (WNR)
 - Neutron beam: Tungsten spallation source
 - The shape of the neutron spectrum is very similar to the produced in the atmosphere by cosmic rays (scaled)
 - The DUT was placed at 25.8 m from the neutron source
 - \circ $\,$ We obtained a spot with 40 mm of diameter $\,$
 - $\circ~$ A neutron flux of $2.0\cdot10^5$ n/(s·cm²), above 10 MeV, has been obtained
 - The total fluence per experiment was $6.9 \cdot 10^8$ n/cm²













- We developed a running script for the experiment.
- FTU2 allows scripting
- Disable injecting of faults (SEU will occur naturally)
- Control the platform remotely with a portable computer
- Control the power source with a USB controlled power strip connected to the computer



The Test Loop

- Shut the platform down and then power it on again every hour
 - Assure no uncorrectable SEU in the FPGA can produce a long-lasting Single Event Functional Interrupts (SEFI)
- Each hour, it has executed 750 'runs'
 - It made a readback after every ten runs
 - After each readback, the target FPGA was reconfigured and the design was reset



Results: LANSCE

- Discrepancies between each readback and the golden readback
 - With output errors
 - Generated an average of 7 output errors
 - Without output errors
 - Calculated SEU/s rate
- Selected lots (1 lot = 10 runs) without output errors
 - 13 SEU/lot or 1.3 SEU/run
 - Duration of 750 runs = 3471 seconds
 - 46.28 s/lot or **0.28 SEU/s**



FTU2

• Objective:

Reproduce the radiation experiment using FTU2 (same hardware, change beam for fault injection)

• Issue:

- Not all runs under the beam involved an actual SEU on the essential bits of the target FPGA
- FTU2 can only inject safely on essential bits. Addressable configuration locations not marked as essential bits are not guaranteed to physically exist on the device



FTU2

- Action: We had to scale the SEU/run rate that we were going to inject into the essential bits of our design
 - FX70T FPGA model ebd (essential bit Data) file: 18936096 essential bits
 - Our design consists of 2715926 essential bits
 - 3% belong to user bits
 - 97% belong to configuration bits
 - There is only a 14% probability that an SEU will occur over the essential bits of our design



Results: FTU2

We obtained an average of 6 output errors

We obtained a lower SEU/lot rate than in the radiation test

These results can be improved in two ways:

- 1. We could modify our platform to inject randomly over all the configuration bits of the FPGA
- 2. We could mask the essential bits of the radiation test readbacks and then only select those discrepancies that affect essential bits of the design

Conclusions (Beam experience)



- A new experience for a beam-able fault injection platform. It seeks to analyze the similarity of the results of the injection of faults with reality
- We need to perform more experiments to apply statistical data and increase confidence in the results
- We have discovered new ideas on how to improve our fault injection platform to recreate the radiation test
- The experience makes us reinforce the idea of being able to use FTU2 as an analysis tool prior to performing a radiation test

Contents



- Introduction
- Usability improvements
- Bug fixes
- Extension of injection coverage
- Analog FTU integration
- Beam experience
- Conclusions and future work

Conclusions



- Improvements and bug fixes
 - Keep the tools updated, continue improving & adding functionality, support users
- Extension of injection coverage and scrubbing emulation
 - Allows F.I. testing of new circuits + schemas (microprocessors, partial reconfiguration)
- AFTU easier to use & integrated in the same graphical interface
 - Also supports more technologies
- Beam-able F.I. platform: ease reproducibility of radiation tests
 - Towards characterization of how similar F.I. is to radiation and what conditions are needed

Future work



- Speed up injection in Block RAMs
- Extend injection to distributed memories
- Full PCI express protocol for PC interoperability
- FTU-BRAVE (w/ NanoXplore NG-Medium)
- Daughter boards with external memory
- Improve statistics on fault injection vs radiation comparison (need more radiation data)

Q & A



Enquiries about usage / collaborations / research periods @unisevilla:

Hipólito Guzmán Miranda: hguzman@us.es

Extra slides



Scrubbing emulation



FTU2 allows working with partial bitstreams.

 Partial reconfiguration is done preserving user flip-flop contents

Can be used to:

- Measure effectiveness of adaptive reconfiguration strategies
- Test scrubbing schemas



Cesa 😭 🥘		
counter_partialreconf Files □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	•: Hierarchy	
 counter_8bit.bit iii counter_8bit.dat 	3.2 MB	Full bitstream
Counter_8bit.ll	2.7 KB	
 Counter_8bit.pin	68 bytes 331 bytes	
 down2up.bit results 	1.6 КВ 4.0 КВ	Partial
🔲 🗊 up2down.bit	1.6 KB	bitstreams





Configure with full bitstream



↓ ··· ↓ ···	6 7 8 9 10
0 1 2 3 4 5 □	6 7 8 9 10
□ 📌 /enable	
□ □ /reg 00 01	
00 01	
	02/03/04/05/06
(00)(01)	02 03 04 05 06
🗆 📌 /rst_high	

Design works as expected (counter incrementing)



board	conf	🔄 Files		: Hie	erarc	hy		🤊 R	un		🕸 Debug	
₽ ⁰¹	K	÷- a	- 2	- (-	
counter_8	bit.bit		() 1	2	34	5	67	8	9 10		
up2down.l down2up.l	bit 📐		L									
/reg					00)	01	02 03	04	05 06		
			<		00	3	01	02 03	04	05 06		

Partial reconfiguration



ᡖ counter_partialreconf 🛛 📙 Files	🕆 Hierarchy 🦩 Run 🛞	Debug
	₽ - E	
	0 1 2 3 4 5 6 7 8 9 10 <mark>11 12 1</mark>	13 14 15
🗌 📌 /enable		
🗆 📙 /reg	00 01 02 03 04 05 06 05 04 0	03/02/01
	00 01 02 03 04 05 06 05 04 0	03 02 01
🗆 📌 /rst_high		

Counter is now decrementing instead Design state is kept between reconfigurations