### SETA tool update: SETs in Flash-based FPGAs

Luca Sterpone



Politecnico di Torino CAD Group Dipartimento di Automatica e Informatica Torino - Italy





Space environment is characterized by several types of radiation particles:

Heavy ions Protons Neutrons







# Charge deposition and collection by a radiation particle strike crossing the silicon structure

#### Creation of a current pulse for a radiation particle strike



L.D. Edmonds, "A simple estimate of funneling-assisted charge collection" IEEE Transactions on Nuclear Science, vol.38, no.2, pp.828–833, 1991



#### Circuit Error Cross-Section sensitiveness is frequency dependent



N. Battezzati, S. Gerardin, A. Manuzzato, D. Merodio, A. Paccagnella, C. Poivey, L. Sterpone, M. Violante "Methodologies to study freqyency-dependent Single Event Effecst sensitivity in Flash-based FPGAs", 2009 IEEE Transactions on Nuclear Science, Vol. 56, pp. 3534 – 3541, ISSN 0018-9499

#### Technology scaling



#### Increasing working frequency







#### Technology scaling



Decreasing device and interconnect dimensions Reduction in the node capacitances of VLSI

Low energy particle can cause change in the node voltage

#### Increasing working frequency





#### Technology scaling



Decreasing device and interconnect dimensions Reduction in the node capacitances of VLSI

Low energy particle can cause change in the node voltage

Increasing of the maximal working frequency

Drastically increase of the SET effect contribution on the circuit error cross-section

#### Increasing working frequency





### Outline

- SET on Flash-based FPGAs
- SET effects analysis
  - Injection
  - Characterization
- Mitigation design flow
- Experimental results
- Conclusions
- Future works

COD

• Depending on the configuration, the SET may propagate through the logic or turn into an SEU



COD

□ A particle hitting the FPGA's basic block can provoke three effects:

- □ 1. it can induce a pulse that propagates through the logic
- $\Box$  2. it can affect a logic cell configured as a latch  $\rightarrow$  SEU
- □ 3. it can hit a junction in the floating gate switch





- Gate behavior obtained from electrical measurement of SET propagation
- Propagation Induced Pulse Broadening (PIPB) dependent two parameters:
  - output voltage differences: SET<sub>DMAX</sub>
  - width of the SET pulse: SET<sub>WI</sub>
    - Broadening coefficient:  $C_x = \Delta_{to} \Delta_{ti}$
    - Attenuation coefficent: A = SET<sup>I</sup><sub>DMAX</sub> SET<sup>U</sup><sub>DMAX</sub>







Single Event TransientSET propagation







Single Event TransientSampled SET







### Single Event Transient



- SET main concerns
  - SET basic mechanism: generation and propagation
  - ❑ Single FF affected
  - Multiple FF affected

Multiple SEUs



**COD** 

- Measurement of the PIPB factor on modified LP
  - 9 SET pulses ranging from 0.25 ns to 4.50 ns
  - Both SET transition
  - Error deviation  $\approx 0.04$  ns / logic path.





- □ We identified four hierarchical levels of interconnections and correlation to the FG switches:
  - Extra array long lines
  - □ Intra array long lines
  - Medium lines
  - □ Short lines









#### □ Sensitive nodes identification







#### □ Sensitive nodes identification



### SETA tool



For each generated pulse p ∈ (SET<sub>GP</sub>)
 For each sensitive node i ∈ (SN)
 Apply pulse p to i
 Find destination node dn ∈ (SN, i)
 For each dn
 Propagate p on (i, dn)

#### □ SET pulse is generated as a voltage spike

- Maximal voltage amplitude
- Maximal voltage width
- □ Rise and fall DV/DT
- Defined as 100.000 points: resolution of 1ps
- Stored in a double float
- $\Box$  V\_IH, V\_OL
- Peak definition
- □ SET pulse peak
- □ SET pulse length







#### □ The generated voltage array is applied to a selected sensitive node



- 1. Generate the list of SET pulse: SET<sub>GP</sub>
- For each generated pulse p ∈ (SET<sub>GP</sub>)
  For each sensitive node i ∈ (SN)
  Apply pulse p to i

Find destination node  $dn \in (SN, i)$ 

3. For each *dn* 

Propagate *p* on (*i*, *dn*)





#### □ The generated voltage array is applied to a selected sensitive node



- 1. Generate the list of SET pulse: SET<sub>GP</sub>
- 2. For each generated pulse  $p \in (SET_{GP})$ 2. For each sensitive node  $i \in (SN)$ Apply pulse p to iFind destination node  $dn \in (SN, i)$ 3. For each dnPropagate p on (i, dn)

### SETA tool



- The voltage array p is propagated through the logic element G1 to the next destination node
- A new voltage array P<sub>dn</sub> is generated in the input of the destination node



- Computation of the broadening coefficient
  - □ Loading PIPB gate figure
  - □ Calculate the crossing-PIPB for a given couple of gate





#### Computation of the broadening coefficient

- □ Loading PIPB gate figure
- □ Calculate the crossing-PIPB for a given couple of gate







The crossing-PIPB is calculated on the basis of the following routing parameter

- $\Box$   $\tau$  = RC (sum of all the fan-out and fan-in contributions)
- Logic gates manhattan distance
- Size weight associated to destination gates

Output Pulse Width = Input Pulse Width x  $K_{broadening}$ 

- □ Given the Source Gate input PW
- □ Identify the Drain Gate input PW
- □ Calculate the sum between the best and worst propagation condition PIPBBEST and PIPBWORST of the two gates:

 $\Sigma DPBEST = PIPB_{BEST_G1} + PIPB_{BEST_G2}$  $\Sigma DPWORST = PIPB_{WORST_G1} + PIPB_{WORST_G2}$ 

## PDT\_MITE



#### □ PDT\_MITE modifies a netlist according to the SETA report

- □ Each Flip-Flop is classified on the basis of its maximal pulse broadening
- □ Propagation of SET pulses between couple of gates







- PDT\_MITE inserts a guard gate logic structure on the input of the selected Flip-Flop
- It acts on the critical path individuated by the SET analysis phase
- The overhead of each guard gate structure depends on the maximal pulse broadening



### PDD\_Place



PDD\_Place acts on the critical gate paths modifying the placement position respecting the following rules

- □ If a gate G and the next gate G+1 are inverting gates, the placement is perofrmed in the closest position
- □ In the other cases the placement is performed in a longer distance



### PDD\_Place



#### □ The PDD\_Place algorithm is based on a FPGA model

- □ Ad-hoc FPGA architecture layout
- Placer algorithm







- The analysis and mitigation methods have been applied to the EUCLID space mission project
  - Implemented on Microsemi ProASIC3 A3P3000 Flash-based FPGAs
  - □ Nominal duration of mission: 6.25 years
  - □ 12 functional modules with four different clock domain
  - □ Longest estimated SET width 1.0 ns





#### □ SET overall distribution among combinational path



Ш



#### Propagation-induced Pulse Broadening coefficient

| SET pulse [ns] | PIPB (inj <sub>width</sub> /out <sub>width</sub> ) | Max SET <sub>width</sub> [ns] |
|----------------|--|-------------------------------|
| 0.10           | 0  | 0                             |
| 0.30           | 0  | 0                             |
| 0.45           | 0  | 0                             |
| 0.70           | 1.17   | 0.82                          |
| 1.00           | 1.17   | 1.17                          |
| 1.50           | 1.20   | 1.80                          |
| 2.00           | 1.15   | 2.30                          |
| 2.50           | 1.12   | 2.80                          |
| 3.00           | 1.10   | 3.30                          |
| 4.00           | 1.08   | 4.30                          |





#### Netlist TMR v1

| Туре                        | Instances | Core Tiles [#] |
|-----------------------------|-----------|----------------|
| Circuit Combinational gates | 27,339    | 27,339         |
| Sequential                  | 17,806    | 17,806         |

### □ Netlist TMR v2 (SETA flow)

| Туре                        | Instances | Core Tiles [#] |
|-----------------------------|-----------|----------------|
| Circuit Combinational gates | 27,339    | 27,339         |
| INVD gates (GG structure)   | 6,678     | 6,678          |
| NAND gates (GG structure)   | 11,778    | 11,778         |
| Total Combinational gates   | 45,795    | 45,795         |
| Sequential                  | 17,806    | 17,806         |



| Reference Name                    | Netlist TMR v1 |                 | Netlist TMR v2 PDT |                 |  |
|-----------------------------------|----------------|-----------------|--------------------|-----------------|--|
|                                   | Period [ns]    | Frequency [MHz] | Period [ns]        | Frequency [MHz] |  |
| CLK_60M                           | 12.097         | 82.665          | 14.308             | 69.891          |  |
| CLK_20M                           | 30.156         | 33.161          | 34.387             | 29.081          |  |
| SPW_CTRL0/space_wire1/c_rx/clk_rx | 11.177         | 89.469          | 11.008             | 90.843          |  |
| SPW_CTRL1/space_wire1/c_rx/clk_rx | 13.437         | 74.421          | 12.207             | 81.920          |  |
| clk_60M_buff                      | 12.097         | 82.665          | 14.308             | 69.891          |  |
| clk_30M                           | 28.022         | 35.686          | 32.755             | 30.530          |  |





#### Broadened SET

| C           | Cross-section comparison |                                       |   |                                  | 000                       |  |  |
|-------------|--------------------------|---------------------------------------|---|----------------------------------|---------------------------|--|--|
| • Glob      | al error rate ca         | Iculatio                              | n   |                                  |                           |  |  |
|             |                          |                                       |   | Reference I                      | LET values are considered |  |  |
|             |                          | Module                                | Exposed Area<br>EQM_TMR_V1<br>[Cross-section] | SET sou<br>[Cross-se             | rce saturates at 0.7 ns   |  |  |
| Original LI | ET obtained from CREME   | SPW_CTRL_1<br>SPW_CTRL_0<br>UART_TMTC | 1,14E-06<br>1,33E-06<br>6,49E-06              | 1,37<br>1,60E<br>7,79E-06        |                           |  |  |
|             |                          | DMA_B_0<br>CIDECAR_D<br>SD_CTRL       | 6,54E-06<br>5,66E-06<br>1,22E-06              | 7,85E-06<br>6,79E-06<br>1,46E-06 |                           |  |  |
|             |                          | PROCES_B_0<br>SIDECAR_B<br>CONTROL_B  | 2,23E-06<br>2,35E-06<br>1,06E-07              | 2,68E-06<br>2,82E-06<br>1,27E-07 |                           |  |  |
|             |                          | AHB_0<br>APB_0<br>CLOCK_H             | 8,15E-09<br>9,32E-09<br>8,28E-09              | 9,78E-09<br>1,12E-08<br>9,94E-09 |                           |  |  |

Eabsolute = Max\_Peak\_Integer\_Flux x Plain\_Circuit\_CS x Tecnology\_CS x #SET\_events x

(SET\_length / Minimum Circuit Working Period)

#### • SEU Rate comparison

|            | Max Peak<br>[ɛɛ <sub>seu_rate</sub> ] | Worst Day<br>[ɛɛ <sub>seu_Rate</sub> ] | Worst Week<br>[٤ <sub>seu_Rate</sub> ] | Nominal<br>[ɛ <sub>seu_rate</sub> ] |
|------------|---------------------------------------|--|--|-------------------------------------|
| EQM_TMR_V1 | 2.79E-1                               | 3.35E-2                                | 2.51E-2                                | 1.40E-7                             |
| EQM_TMR_V2 | 3.40E-2                               | 4.08E-3                                | 3.06E-3                                | 1.70E-8                             |

### Conclusions



- An extended characterization method for the SET phenomenon has been developed
- The method has been applied on a realistic space-oriented SoC design (ESA-EUCLID space mission)
- Mitigation shows a reduction of three orders of magnitude of the relevant SET sensitivity
- Limited area overhead (less than 20%).

### Future works



- Execution of radiation test experiments with proton or heavy-ions
- Extension of the SET model under analysis
  - Characterization of the Convergence-SET (C-SET)



Study of the method applicability to ASIC or regular fabric technology





luca.sterpone@polito.it