SpaceWire Node Interface IP Core



Design, implementation and validation of the SpaceWire Node Interface IP TEC-ED & TEC-SW Final Presentation Days 2016, 8th May 2017 Noordwijk, Netherlands

Background and Objectives

- ESA TRP Study (ESA contract number 4000113046)
- Develop an configurable multifunction IP-core providing:
 - Multiprotocol SpW functionality targeted space FPGA designs.
 - A means to implement complex SpW functions rapidly.
 - A simplified interface to configure and instantiate a particular design.
 - Allow hardware support for most common SpW protocols.
- Initial requirements regarding protocols/functionality support:
 - SpaceWire (ECSS-E-ST-50-12C)
 - Protocol Identification (ECSS-E-ST-50-51C)
 - RMAP (ECSS-E-ST-50-52C)
 - CPTP (ECSS-E-ST-50-53C)
 - NDCP Basic Subset (ECSS-E-ST-50-54C)
 - Time Distribution Protocol (draft specification)
 - SpaceWire Deterministic Transfer Protocol (Target only)

Background and Objectives

The SpW Node IP core supports:

- Node with a Single SpW Port, or,
- Node with an integrated SpW Switch -> number of SpW ports are configurable.
- VHDL generics allowing instantiation of protocol engines and I/O configuration.
- Simplified system configuration due to IP-XACT descriptions.
- AMBA AHB/APB as baseline for inclusion of the core in SoCs

Synthesis and demonstration on typically used FPGA technologies

- Xilinx Virtex (V5 FX130)
- Microsemi ProAsic 3
- Support synthesis on Microsemi RTAX

Requirements

- Definition of requirements by Thales Alenia Space and Airbus Defense and Space
- Desired functionality instantiated through VHDL generics
- AMBA based system for LEON SoC integration
- DMA based operation (single AHB Master)
- IP Core to support SpW protocol engines:
 - RMAP with SpW-D compatible performance
 - NDCP (v1.7) accessed through AHB or SpW
 - CPTP/Raw SpW packet
 - Time Distribution protocol (TDP)
 - SpW Interrupts (ECSS-E-ST-50-12 C Rev.1)

- SpW Switch
 - 4-32 ports (2 30 external ports)
 - Regional addressing
 - Group Adaptive Routing (GAR)
 - RMAP/NDCP configuration
- Reliability
 - Switch/port time-out
 - Truncation if max packet length is exceeded (Rx and Tx)
 - EEP transmission on protocol engine reset
 - Discard packet if Rx pointer does not exist (programmable function)
 - Maskable interrupts on numerous functions (protocol errors, programmable number of packets Tx/Rx...)
 - Programmable max DMA size to avoid monopolizing the AHB, LOCKED transactions 8 beats
 - Nominal operation/error counters

Agenda

IP Design

- Top Level
- CPTP/Raw SpW packets block
- RMAP
- RMAP NDCP Extensions
- SpW Switch

Implementation, Metrics and Validation results

- Target Technologies
- Synthesis Results
- Functional tests
- Performance tests

Top Level Design (1/3)

End Node only or EndNode with Switch

- SpW Node with a single link
- SpW Node with multiple links with SpW Switch instantiated

SpW CODEC(s)

- One or more SpW CODECs (2 30)
- De-facto standard 9-bits FIFO SpW CODEC interface
- Choose from ESA SpW-b CoDec or TELETEL SpW CoDec.

SpW Switch

- Instantiated with user configurable number of ports (4 – 32)
- RMAP/NDCP Switch configuration

Protocol MUX/DEMUX

- Discriminates/Dispatches received packets to the protocol engines, inserts EEP on truncation
- Multiplexes packets for transmission, inserts EEP on truncation/protocol reset

RMAP/NDCP/SpW-D

- TELETEL's RMAP Core used
- Extensions for NDCP support
- Response time in the range of 1 usec



nstantiated

Top Level Design (2/3)

CPTP/Raw SpW

- Newly developed, Handles CPTP and Raw SpW packets (packets not handled by any other instantiated protocol engine)
- Offloads the user logic from time-consuming operations (CRC/PEC, packet length)

Time Distribution Protocol (TDP)

- Developed by COBHAM Gaisler
- Integrated as is for SpW Time Distribution

SpW Time Codes/Interrupts Handler

- Existing block from SpW Evolutions study
- Handles the Signaling Codes at both the End Node and the Switch

AMBA based design

- TELETEL AHB Master handling Protocol engines DMA requests
- DMA read/write operations to/from the system memory, APB peripherals
- Offers user configurable number of DMA clients (depending on instantiated protocol engines)
- Supports ATOMIC transactions required for RMAP RMW and NDCP CAS



nstantiated

Top Level Design (3/3)

IP Core configuration options

- VHDL Generics or IP-XACT
- For overall Core and for each block

Overall Core configuration

- Target technology
- Number of SpW ports
- NDCP/CPTP/TDP support, Switch NDCP support

RMAP configuration

- Initiator/Target support
- Initiator/Target DMA length
- Verify Buffer size
- Target supported commands

NDCP configuration

- Vendor/Device IDs, Versions
- RAM/ROM based address translation
- Address translation table depth

CPTP configuration

- Tx/Rx descriptors width/depth
- Maximum packet DMA size
- Discard Rx packet on memory buffer unavailable



CPTP Block (1/5)

Supports

- Raw SpW i.e. w.o. known PID
- CCSDS Packet Transfer Protocol (CPTP)
- Multiple packets Rx/Tx without processor intervention
- All structures stored in local memory (DMA descriptors, packets header/payload)
- Header and payload stored at different memory locations
- Supports
 - disabled PEC/CRC,
 - insertion/verification of PEC/CRC,
 - verification of payload length field
- Circular buffer logic for DMA descriptors (no update required)



CPTP Block (2/5)

Descriptor Register block

- Contains the header/payload address in the memory
- Contains N sets of Tx/Rx pointers
- Circular architecture (no need to update descriptors)

Commands Controller block

- Requests header/payload pointers from Descriptors Register
- Fetches the packet header and payload from memory and stores fetched data in CPTP_TX_FIFO

Packet Formatter block

- Reads header from FIFO and
- Determines whether Raw/CPTP packet, CRC/PEC will be inserted, EoP/EEP termination
- Asserts IRQ signal on completion



CPTP Block (3/5)

Packet Decoder

- Stores the packet header until completion of reception
- Verifies PEC/CRC, packet length and updates header structure
- Truncates packet based on programmed max. length
- Discards incoming packet if Rx pointer does not exist (programmable function)
- Buffers payload and header to be stored in system memory

Packet Handler

- Retrieves header/payload pointers from Descriptor register
- Stores payload to the system memory
- Stores header (with error info appended) to the system memory
- Informs the Packet Decoder on completion of operations
- Asserts IRQ signal on completion



CPTP Block (4/5)

Operation - Reception/Transmission

- User allocates header and payload areas in the memory
- User stores a set of pointers in the Rx/Tx Descriptors memory area
- User writes pointer to the Rx/Tx pointers area in the Descriptors register
- User writes in Descriptors area how many pointers are available

Subsequent Reception/Transmission

- Descriptors area already contains pointers to allocated regions – No need to update them
- Descriptors area already contains pointers to the Rx/Tx Descriptors area
- Simply write the number of pointers in the Descriptors register
- Descriptors register has circular logic so it will use the previously programmed pointers



CPTP Block (5/5)

Tx Header – control bits

able

Tx Header

ti Ti

- Interrupt Enable: Commands CPTP transmitted to assert IRQ upon packet transmission
- EoP/EEP termination: Determines whether the packet will be EoP/EEP or not terminated
- **CPTP:** Packet determines whether the packet shall be transmitted as CPTP or raw
- Insert CRC/PEC: Determines whether CRC, PEC or nothing will be inserted (applicable for CPTP only)
- Header length: Number of NCHARs that constitute the packet header (not calculated in CRC/PEC)

Rx Header – status bits

- **EOP/EEP termination:** Packet terminated by EOP EEP
- **CPTP packet:** Indicates whether the packets if CPTP/Raw
- **No Payload:** Indicates that the packet does not have payload
- CPTP Length Error: Indicated mismatch between packet data field and actual packet length
- Secondary Header: Indicates that CPTP has secondary header
- **Packet truncated:** Indicates that the packet is truncated
- CRC/PEC error: Indicated that the packet had CRC or PEC error
- Header Length: Number of NCHARs that constitute the packet header (not calculated in CRC/PEC)

	Packet Header				Rx Hea		·				·				Packet Header				
	Payload	Length			ader	31	30 2	9	28 27	7	26 25	5 2	24	23	22 Payload Lengt	n 6	5	Header Length	0
[31 30 29 28 27 26 25	6 5	Header Length	0	-	_	ШЧE	Ē	₿ ĝ	2	5 8 8 9	ъ а	, <u>T</u> (Н ÷			-		
	Interrupt En EoP Termination CPTP Pack Insert CRC Insert PEC						P mination P	mination	TP Packet Payload	TD I could	or condary condary	ader cket	ncated	or C/PEC					

RMAP Block – NDCP Extensions

NDCP is based on RMAP with the following differences:

- Address Field structure: Application, Protocol, FieldSet, Field
- Results in Highly fragmented memory space
- Field ID increases by 1 although each field is 32 bits wide
- 32-bit implementation is assumed
- CAS functionality is not left to implementers (as RMW) but it is standardized
- Only the device "owner" can perform write to the configuration space
- ➡ If NDCP is instantiated, the data bus width shall always be 32-bits wide
- Address Translation block is required in order to:
 - ➡ Result in a more flat memory space
 - Move memory space to a fixed and constrained address space
- Authorization Logic shall be extended to handle ownership



RMAP Block – NDCP Extensions, Address Translation

The EndNode and Switch retain each one, an Address Translation Block

- Address Translation Table: Contains the associations between NDCP address and physical address
- Translation Logic: Engine which receives NDCP address, searches in the Table and return the physical address
- Ownership Logic: Assesses whether the received packet was sent by the peripheral owner or not

Address Parameters

- Application Index
- Protocol Index
- FieldSet ID
- Field ID number of the lowest Field ID for this entry

Access Parameters

- FieldSet length: Length of the FieldSet or the FieldSet subset
- RO/CAS: Indicates if this region is Readonly/CAS modifiable
- RSV: Indicates if this region is Reserved
- CAS FL/RO FL: Indicates if this region is followed by a CAS modifiable/Read-only region (described in the next slide)

Physical Address

- Address of the FieldSet/Field within the Node's memory map
- Returned to RMAP Target State Machine to perform the access



RMAP Block – NDCP Extensions, NDCP v 1.7 peculiarities (1/2)

- Table is scanned sequentially and when the first matching entry is found grant/deny is returned
- (5.3.2.2.d, i, k) Write operation to a RO/CAS field and CAS operation to a RO field are not accepted
 - If the first entry in the table corresponds to the RO Field O – field U then write to Region 1 will return Deny although write is allowed in Region 1
 - ➡ Read Only regions shall be inserted after Writable and CAS modifiable regions in the table.
 - Assuming that a Write operation starts in a region and spans more than its upper boundary then this shall not be allowed if the region that follows is RO/CAS
 - ➡ CAS/RO Follows flags in the table used to identify such cases and reject commands that cross such regions
- (5.3.2.2 a) It shall be possible to read any field in a FieldSet which has one or more defined fields
 - If only Regions 1 to 4 are defined in the table then an read access to region A, D, F will reject the command
 - ⇒ <u>The entire FieldSet is inserted as RO at the end of the table</u>



RMAP Block – NDCP Extensions, NDCP v 1.7 peculiarities (2/2)

- (5.3.2.2.b) It shall be possible to read any field identified as reserved
- (5.3.2.2.c) The contents of any field identified as reserved shall be zero
- (5.3.2.2.f) Any information written to a reserved field which is not identified as read only shall be discarded
 - The State Machine shall know if a field is reserved in order to return zeros on read commands
 - The State Machine shall know if a field is reserved in order not to perform any AHB access on write commands and just return a NDCP Reply

 - ⇒ In the example shown here, Region 4 is programmed as RSV&Writable at the beginning of the table and also as RSV&RO at the end of the table in order to handle above cases.



Agenda

IP Design

- Top Level
- CPTP/Raw SpW packets block
- RMAP
- RMAP NDCP Extensions
- SpW Switch

Implementation, Metrics and Validation results

- Target Technologies
- Synthesis Results
- Functional tests
- Performance tests

Xilinx & MicroSemi Targets

- Synthesis on Xilinx V5/V6, MicroSemi ProASIC3/RTAX
- Demonstrations on Virtex 6, ProASIC3
- All instances stimulated by iSAFT Simulator
- Virtex 6 implementation based on TELETEL Octal SpaceWire G2 board
- Three Node IP Instances
 - 1 x EndNode with SpW Switch and four external ports. All protocol engines instantiated
 - 1 x EndNode only, all protocols instantiated, <u>ROM</u> based NDCP Address Translation Table
 - 1 x EndNode only, all protocols instantiated, <u>RAM</u> based NDCP Address Translation Table
- ProASIC3 implementation based on Skylab's PicoSky board
- One Node IP Instance
 - 1 x EndNode with SpW Switch and two external ports. All protocol engines instantiated
 - ROM based translation tables



RMAP with NDCP Results

RMAP with NDCP support, Verify buffer size 4K, Max DMA length 128 Bytes, <u>Virtex 5QV</u> FX130

	LUTs	Registers	BRAMs
RMAP Block	2060	1775	3
RMAP Initiator	900	831	1
RMAP Target	804	647	1
RMAP Packet Validator	332	242	1
Statistics Block	22	55	-

RMAP with NDCP support, Verify buffer size 4K, Max DMA length 128 Bytes, ProASIC3

	Total Cells	Registers	RAM Blocks
RMAP Block	8564	1851	21
RMAP Initiator	3842	703	11
RMAP Target	3614	738	2
RMAP Packet Validator	1415	351	8
Statistics Block	127	60	-

RMAP with NDCP Results

RMAP with NDCP support, Verify buffer size 4K, Max DMA length 128 Bytes, <u>Spartan6</u> LX150

	LUTs	Registers	BRAMs
RMAP Block	2286	1896	4
RMAP Initiator	1036	845	1
RMAP Target	832	725	1
RMAP Packet Validator	386	266	2
Statistics Block	32	60	-

NDCP Results

NDCP Address Translation, <u>Virtex 5QV</u> FX130 (End Node, RAM implementation)

Address Translation Table depth	LUTs	Registers	BRAMs
64	389	353	-
128	372	274	3

NDCP Address Translation, <u>Virtex 5QV</u> FX130 (SpW Switch, ROM implementation)

Number of SpW Ports	LUTs	Registers	BRAMs
4	373	221	5
8	373	221	5
16	373	221	5
32	373	221	5

NDCP Address Translation, ProASIC3 (End Node, RAM implementation)

Address Translation Table depth	Total Cells	Registers	RAM Blocks
64	1390	277	6
128	1390	284	6

NDCP Address Translation, <u>ProASIC3</u> (SpW Switch, ROM implementation)

Number of SpW Ports	Total Cells	Registers	RAM Blocks
4	1506	257	-
8	1506	257	-
16	1506	257	-
32	1506	257	-

NDCP Results

NDCP Address Translation, <u>Spartan 6</u> LX150 (End Node, RAM implementation)

Address Translation Table depth	LUTs	Registers	BRAMs
64	375	353	-
128	381	274	3

NDCP Address Translation, <u>Spartan 6</u> LX150 (SpW Switch, ROM implementation)

Number of SpW Ports	LUTs	Registers	BRAMs
4	358	221	3
8	358	221	3
16	358	221	3
32	358	221	3

CPTP Results

CPTP, Max packet size 64K, Max Tx/Rx descriptors 16, Max DMA length 128 Bytes, <u>Virtex 5QV</u> FX130

	LUTs	Registers	BRAMs
CPTP Block	1149	853	2
Descriptors Register	96	72	-
Command Controller	164	170	-
Packet Formatter	230	120	-
Packet Decoder	269	166	-
Packet handler	173	125	-
CPTP CRC	16	16	-
CPTP PEC	74	32	-
CPTP Rx FIFO	88	102	1
CPTP Tx FIFO	25	26	1

CPTP, Max packet size 64K, Max Tx/Rx descriptors 16, Max DMA length 128 Bytes, ProASIC3

	Total Cells	Registers	RAM Blocks
CPTP Block	4206	869	4
Descriptors Register	396	76	-
Command Controller	857	184	-
Packet Formatter	746	152	-
Packet Decoder	793	136	-
Packet handler	820	135	-
CPTP CRC	86	18	-
CPTP PEC	218	34	-
CPTP Rx FIFO	337	104	2
CPTP Tx FIFO	140	28	2

CPTP Results

CPTP, Max packet size 64K, Max Tx/Rx descriptors 16, Max DMA length 128 Bytes, <u>Spartan 6</u> LX150

	LUTs	Registers	BRAMs
CPTP Block	1251	881	2
Descriptors Register	98	76	-
Command Controller	243	181	-
Packet Formatter	220	120	-
Packet Decoder	294	166	-
Packet handler	181	132	-
CPTP CRC	24	17	-
CPTP PEC	91	33	-
CPTP Rx FIFO	88	102	1
CPTP Tx FIFO	28	26	1

Full SpW Node Implementation

- All protocol engines instantiated
- RMAP Initiator & Target
- RMAP Verify Buffer Size = 4 K
- Full RMAP implementation (all commands, incrementing-address only)
- Max CPTP packet size = 65 K
- Max CPTP Tx/Rx descriptors = 16
- DMA sizes (RMAP initiator/reply handler, CPTP Rx/Tx) = 128 Bytes
- NDCP translation table depth = 64

Overall Core, <u>Virtex 5QV</u> FX130 target

	LUTs	Registers	BRAMs
Without Switch	8405 (9%)	7475 (8%)	10
With 2 external ports	14906 (16%)	12315 (13%)	19
With 6 external ports	18830 (21%)	15409 (17%)	19
With 14 external ports	27407 (30%)	21961 (24%)	19
With 30 external ports	50329 (54%)	37448 (41%)	19

Overall Core, ProASIC3 target (With/Without RMAP initiator, no interrupts block)

	Total Cells	Registers	RAM Blocks
Without Switch	35807 (48%)/31472 (42%)	7225/6348	28/17
With 2 external ports	49483 (66%)/47337 (72%)	11220/10493	47/36
With 6 external ports	64978 (86%)/60596 (81%)	14205/13314	59/48

Full SpW Node Implementation

- All protocol engines instantiated
- RMAP Initiator & Target
- RMAP Verify Buffer Size = 4 K
- Full RMAP implementation (all commands, incrementing-address only)
- Max CPTP packet size = 65 K
- Max CPTP Tx/Rx descriptors = 16
- DMA sizes (RMAP initiator/reply handler, CPTP Rx/Tx) = 128 Bytes
- NDCP translation table depth = 64

Overall Core, <u>Spartan6</u> LX150 target					
	LUTs	Registers	BRAMs		
Without Switch	7985 (9%)	7051 (4%)	6		
With 2 external ports	16128 (18%)	13030 (7%)	14		
With 6 external ports	20464 (22%)	16319 (9%)	14		
With 14 external ports	29962 (32%)	23255 (13%)	14		
With 30 external ports	56344 (61%)	38361 (21%)	14		

Validation – iSAFT Simulator & Recorder

Data Bus Front End

- Advanced EGSE platform with traffic generation capabilities that simulates SpaceWire devices or instruments, enabling S/C integration tests before the availability of Flight Models.
- Provides an 8 20 port SpaceWire interface with advanced traffic generation and asynchronous transmission capabilities (RMAP/CPTP libraries, (time) triggered transmission, IRIG time-stamping, …).
- Suitable for the verification of new protocols and protocol variations.



Validation Approach

- Incremental Validation Approach
- Five different test set-ups
- Validation of EndNode implementations followed by full implementations including SpW Switch
- Configuration and readback through RMAP
- Configuration through RMAP, readback through NDCP
- Configuration through NDCP, readback through RMAP
- Stimulation of all core functions (CPTP transmission, registers programming ...) externally through RMAP
- Use of COTS tools (iSAFT Recorder & Simulator)
- Validation/assessment of core's performances
- Validation through low level SW
- Demonstration on iSAFT TestRunner (18 Test Cases implemented)



All tests passed successfully

Validation Scenarios(1/2)

RMAP functionality tests

- Validation of RMAP functionality is performed against TELETEL's RMAP Conformance Test Suite
- Validation initially performed on a Node without a switch instantiated to allow for RMAP block validation without potential problems of the SpW switch

NDCP functionality tests

- The tests include a mix of NDCP and RMAP commands
- RMAP Reads validate values returned through NDCP read
- Validation of the NDCP Address Translation block which converts the "highly-segmented" NDCP memory space to a contiguous memory space
- After RMAP/NDCP validation at End Node, tests were repeated on nodes with instantiated SpW Switch



Validation Scenarios(2/2)

CPTP/Raw SpW Transmitter tests

- RMAP commands used to configure the CPTP/Raw SpW Transmitter
- iSAFT Simulator checks all the fields of the CPTP/Raw SpW packets transmitted by the Node
- The tests are repeated for different payload lengths and configurations (EOP/EEP, CRC/PEC, CPTP Secondary header)

CPTP/Raw SpW Receiver tests

- RMAP commands used to configure the CPTP/Raw SpW Receiver
- iSAFT Simulator transmits CPTP/Raw SpW packets to the Node and validates with RMAP commands if the packet is received correctly by the Node
- The tests are repeated for different payload lengths and configurations (EOP/EEP, packet truncation, CRC/PEC with or without error, CPTP Secondary header)

	- 📾 🛪 😂	~~ ~ ~ ~ ~ 2		ચિલ્લ		%						
			 Express 	sion Clear	Apply Save							
Time P	Protocol	Type	Port	Direction	Captured Length Pay	load Length P	ath Addr. Log	ical Addr.	Protocol ID	SpW Char Type	SpW Char Data	
0.061704080	Spacewire	EOP-Terminated P	acket SpwP6	RX	29	29		254	RMAP			
0.000004592 5	spacewire	EOP-Terminated P	acket SpWP7	RX	8	8		33	RMAP			
0.000057224	SpaceWire	EOP-Terminated P	acket SpWP6	RX	550	8		33	RMAP			
0.015395968 5	spacewire	EOP-Terminated P	acket SpwP6	RX	25	25		254	RMAP			
0.000004136 5	SpaceWire SpaceWire	EOP-Terminated P	acket SpWP7	RX	8	8		33	RMAP			
0.000004152 5	spacewire	EOP-Terminated P	acket SpWP7	RX	8	8		33	RMAP			
0.015188104 5	SpaceWire	EOP-Terminated P	acket SpWP6	RX	21	21		254	RMAP			
0.000003872 5	Spacewire	EOP-Terminated P	acket SpwP7	RX	522	8 522		33	CCSDS			
3.595453576 5	spacewire	EOP-Terminated P	acket SpwP6	RX	21	21		254	RMAP			
0.000003888 5	SpaceWire SpaceWire	EOP-Terminated P	acket SpWP7	RX	8	8		33	RMAP			
0.000004752 5	Spacewire	EOP-Terminated P	acket SpwP7	RX	8	8		33	RMAP			
0.024832912 5	SpaceWire	EOP-Terminated P	acket SpWP6	RX	538	538		254	RMAP			
0.015960432	SpaceWire	FOP-Terminated P	acket SpwP7	RX	25	25		254	RMAP			
0e 00 00 00 5	Reply Address	Length: 0 bytes (0	0) 00 00	.SpWP 7								
98 Ob 00 00 C	00 00 00 3	21 01 3c 00 fe 00 0		!.<								
98 0b 00 00 0	ng\2016-09-29_14-3-	4-41_TC-NODEIP-11-Setup-	D-CPTPT	Profile: Sp	W Profile	Payload Leasth	Dath öddr	Logist 4	ddr Dr-+	seel ID Solw Chara	ŧv 🕮 🕨 8	14: 29/09/
98 0b 00 00 0	00 00 00 00 3	4-41_TC-NODEIP-11-Setup-	D-CPTPT	Profile: Sp t Direc	W Profile tion Captured Length X 1	Payload Length 6 16	Path Addr.	Logical A	Addr. Proto 4 RMA	ocol ID SpW Char P	type SpW Char Da	⊒ ¶ 14: 29/09/ ta
98 0b 00 00 0	00 00 00 00 3	4-41_TC-NODEIP-11-Setup- lype EOP-Terminate EOP-Terminate	D-CPTPT Por d Packet Sp d Packet Sp	Profile: Sp t Direc WP 6 R WP 7 R	W Profile	Payload Length 6 16 7 17 6 16	Path Addr.	Logical A 254 333	Addr. Proto 4 RMA 6 RMA	ocol ID SpW Char P P	🎨 🗐 🍽 🖁 Гуре SpW Char Da	■ 14: 29/09/ ta
98 0b 00 00 0 File: "E\FileProcessin Ime 1 0.000003360 3 0.226864944 4 0.00003400	00 00 00 00 3 ng\2016-09-29_14-3 Protocol Spacewire Spacewire Spacewire	4-41_TC-NODEIP-11-Setup- Type EOP-Terminate EOP-Terminate EOP-Terminate	D-CPTPT Por d Packet Sp d Packet Sp d Packet Sp d Packet Sp	Profile: Sp t Direc WP6 R WP7 R WP7 R WP7 R	W Profile NV Profile NV Profile NV Profile NV Profile NV Profile NV Profile NV Profile NV Profile	Payload Length 6 16 7 17 6 16 7 17	Path Addr.	Logical A 25 33 254 33	Addr. Proto 4 RMA 6 RMA 4 RMA 6 RMA	ocol ID SpW Char P P P P	🏷 🔢 🏴 १ Гуре SpW Char Da	■ 14: 29/09/ ta
98 0b 00 00 0 File: "E\FileProcessin Ime 1 0.000000000 2 0.000003300 3 0.226864944 4 0.000003400 5 0.024822128	00 00 00 00 2 ng\2016-09-29_14-3- Protocol Spacewire Spacewire Spacewire Spacewire Spacewire	441_TC-NODEIP-11-Setup- Type EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate	D-CPTPT Por d Packet Sp d Packet Sp d Packet Sp d Packet Sp d Packet Sp	Profile: Sp t Direc WP6 R WP7 R WP7 R WP7 R WP7 R WP7 R	N Profile tion Captured Length X 11 X 11 X 11 X 11 X 11	Payload Length 6 16 7 17 6 16 7 17 6 16	Path Addr.	Logical A 254 33 254 33 254	uddr. Proto 4 RMA 4 RMA 4 RMA 1 RMA 4 RMA	ocol ID SpW Char P P P P P	🏷 🔢 🏴 🤅 lype SpW Char Da	x ¶ 14: 29/09/ ta
98 0b 00 00 0 File: "E\FileProcessin Time 1 0.000000000 2 0.000003360 3 0.226864944 4 0.00003360 5 0.024822128 6 0.00003328 6 0.00003328	ng\2016-09-29_14-3 Protocol Spacewire Spacewire Spacewire Spacewire Spacewire Spacewire	4-41_TC-NODEIP-11-Setup- iype EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate	D-CPTPT Por d Packet Sp d Packet Sp d Packet Sp d Packet Sp d Packet Sp d Packet Sp d Packet Sp	Profile: Sp t Direc WP6 R WP7 R WP6 R WP7 R WP6 R WP7 R WP6 R	W Profile tion Captured Length X 11 X 11	Payload Length 6 16 7 17 6 16 7 17 6 16 7 17 6 16	Path Addr.	Logical A 25- 33 25- 33 25- 33 25- 33 25- 33 25- 33	Addr. Proto 4 RMA 4 RMA 4 RMA 5 RMA 4 RMA 6 RMA 6 RMA	ocol ID SpW Char P P P P P P P	💱 🗐 🍽 🕄	x ¶ 14: 29/09/ ta
98 0b 00 00 0 File: "E\FileProcessin Time 1 0.000000000 2 0.000003260 3 0.22664944 4 0.00003400 5 0.024822128 6 0.00003328 7 0.015634312 8 0.00003384	ng\2016-09-29_14-3 protocol Spacewire Spacewire Spacewire Spacewire Spacewire Spacewire Spacewire Spacewire Spacewire Spacewire Spacewire Spacewire Spacewire Spacewire Spacewire Spacewire Spacewire	441_TC-NODEIP-11-Setup- Type EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate	D-CPTPT Por d Packet Sp d Packet Sp	Profile: Sp t Direc WP6 R WP7 R WP6 R WP7 R WP6 R WP7 R WP6 R WP7 R WP6 R	W Profile tion Captured Length X 11 X 11 X 11 X 11 X 11 X 11 X 11 X 1	Payload Length 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17	Path Addr.	Logical A 25 33 254 33 255 33 255 33	Addr. Proto 4 RMA 6 RMA 6 RMA 8 RMA 8 RMA 8 RMA 8 RMA 8 RMA	scol ID SpW Char P P P P P P P P	िर 🕄 🕨 🤅	≩ (14: 29/09/ ta
98 0b 00 00 File: "EVFileProcessin" Image: Comparison of the compa	ng/2016-09-29_14-3 Protocol Spacewire Spa	11 01 3c 00 fe 00 d 4-41_TC-NODEIP-11-Setup- Type 602-Terminate EOP-Terminate	D-CPTPT Por d Packet Sp d Packet Sp	Profile: Sp ⁱ t Direcc WP6 R WP7 R WP6 R WP7 R WP6 R WP7 R WP6 R WP6 R	W Profile tion Captured Length X 11 X 11 X 11 X 11 X 11 X 11 X 11 X 1	Payload Length 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16	Path Addr.	Logical A 25 33 255 33 255 33 25 33 25 33 25	Addr. Prota 4 RMA 1 RMA 1 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA	p p p p p p p p p p p	type SpW Char Da	⊒ ¶ 14: 29/09/ ta
98 0b 00 00 0 File: "E\FileProcessii Time 1 00 000003360 3 0. 22664944 4 0. 00003360 5 0. 02482128 6 0. 00003328 8 0. 00003364 9 0. 015634312 8 0. 00003384 1 0. 01575040 1 0. 000003528 1 0. 0000357544 1 0. 01575040 1 0. 000003588 1 0. 00003588 1 0. 00000588 1 0. 000000588 1 0. 000000588	00 00 00 20 ngl2016-09-29_14-3 1 1 Protocol Spacewire Spacewire Spacewire Spacewire Spacewire	441_TC-NODEIP-11-Setup- Iype EOP-Terminate EOP-TERMINE EOP-TERMINE EOP-	D-CPTPT Por d Packet Sp d Packet Sp	Profile: Sp t Direc WP 6 R WP 7 R	W Profile tion Captured Length X 1 X 1 X 1 X 1 X 1 X 1 X X 1	Payload Length 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16	Path Addr.	Logical A 25 33 255 33 255 33 255 33 25 33 25 33 25 33 25 33 25 33 25 33 32 55 33 32 55 33	xddr. Prota 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA	scol ID SpW Char P P P P P P P P P P P	to 20 P• 9 ype SpW Char Da	⊒ 1 4: 29/09/ ta
98 0b 00 00 0 File: "E\FileProcessii Time 0 0.000003286 0.026664944 4.0.00003286 0.026664944 4.0.00003288 0.01567540 0.015675410 0.0105754010 0.00003288 1.0.015578412 1.0.015578412 1.0.00003288 1.0.01558412 1.0.015588412 1.0.00003288 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.00003288 1.0.00003288 1.0.00003288 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0003288 1.0.0003288 1.0.0003288 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0155888 1.0.0003288 1.0.0155888 1.0.0003288 1.0.00003288 1.0.00003288 1.0.00003288 1.0.00003288 1.0.00003288 1.0.00003288 1.0.00003288 1.0.00003288 1.0.00003288 1.0.00003288 1.0.00003288 1.0.00003288 1.0.00003288 1.0.00003288 1.0.00003288 1.0.0000388 1.0.0000388 1.0.0000388 1.0.0000388 1.0.0000388 1.0.0000388 1.0.0000388 1.0.0000388 1.0.0000388 1.0.0000388 1.0.0000388 1.0.0000388 1.0.0000388 1.0.0000388 1.0.0000388 1.0.0000388 1.0.00000388 1.0.00000388 1.0.00000388 1.0.00000388 1.0.00000388 1.0.00000388 1.0.00000388 1.0.0000000000000000000000000000000000	00 00 00 2 mp(2016-09-29_14-3) 1 1 Protocol Spacewire 5 Spacewire Spacewire 5 Spacewire Spacewire Spacewire	11 01 3C 00 fe 00 0 441_TC-NODEP-11-Setup- lype EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate	D-CPTPT Por d Packet Sp d Packet Sp	Profile: Sp t Direct WP6 R WP7 R WP7 R WP7 R WP7 R WP7 R WP7 R WP7 R WP6 R WP7 R WP6 R WP7 R WP6 R WP7 R	W Profile	Payload Length 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17	Path Addr.	Logical A 25 33 25 33 25 33 25 33 25 33 25 33 25 33 25 33 32 5 33 32 5 33 33 25 33 32 5 33 33 25 33 33 25 33 33 25 5 33 32 5 5 33 33 25 5 33 33 25 5 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 32 5 5 5 33 25 33 25 5 33 33 25 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 25 5 5 5	xddr. Prota 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 6 RMA 4 RMA	scol ID SpW Char P P P P P P P P P P P P P P P	彰/ 题 № 9.	x ¶ 14: 29/09/
98 0b 00 00 0 File: "E\/FileProcessin Time Image: Comparing the compa	00 00 00 2 ng\2016-09-29 14-3 2 Protocol spacewire spacewire Spacewire spacewire spacewire	1013c00fe000 441_TC-NODEIP-11-Setup- Type 102 1	D-CPTPT Por d Packet Sp d Packet Sp	Profile: Sp t Direct WPG R WPG R WP7 R WP6 R WP7 R WP6 R WP7 R WP6 R WP7 R WP6 R WP7 R WP6 R WP7 R WP6 R WP6 R WP6 R	W Profile tion Captured Length X 11 X 1	Payload Length 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16	Path Addr.	Logical A 25 33 25 33 25 33 25 33 25 33 25 33 25 33 25 33 25 33 32 55	Addr. Prot 4 RMA 8 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA 4 RMA	p p p p p p p p p p p p p p p	∜ype SpW Char ba	x € 14: 29/09/ ta
File: TeVFileProcession File: TeVFileProcession Time	00 00 00 2 ng\2016-09-29_14-3 1 1 Protoci Spacewire 5 Spacewire Spacewire 5 Spacewire Spacewire Spacewire	441_TC-NODEIP-11-Setup- Iype COP-Terminate EOP-Terminate EOP-TERMINE EOP-TERMINE EOP-	D-CPTPT Port d Packetsp d Packetsp	Profile: Sp t Direct wp6 R wwp7 R wwp6 R wwp7 R wwp6 R wwp7 R wwp6 R wwp7 R wwp6 R wwp7 R	W Profile tion Captured Length X 11 X 12	Payload Length 6 16 7 17 6 16	Path Addr.	Logical A 25 33 255 33 255 33 255 33 255 33 25 33 25 33 25 33 25 33 25 33 25 33 25 33 25 33 32 5 5	Addr. Prota 4 RMA 4 RMA	scol ID SpW Char P P P P P P P P P P P P P P P P	■y ᡂ ■* 9 (ype SpW Char Da	7
S8 Ob OO C File: "E\/FileProcessin Ime	2016 00 00 00 2 ng/2016-09-29_14-3 Protocol Spacewire	21 01 3c 00 fe 00 4-41_TC-NODEP-11-Setup- iype E0P-Terminate E0P-Terminate EOP-Terminate EOP-Terminate EOP-Terminate EOP-Terminate	D-CPTPT Por d Packet Sp d Packet Sp	Profile: Sp tt Direct twP6 R wP7 R wP6 R wP7 R wP7 R wP6 R wP7 R wP6 R wP7 R	W Profile tion Captured Length X 11 X 12 X 11 X 12	Payload Length 6 16 7 17 6 16 7 17	Path Addr.	Logical A 25 33 255 33 255 33 255 33 255 33 255 33 255 33 255 33 32 255 33 32 255 33 32 255 33 32 33	Addr. Prota 4 RMA 4 RMA 5 RMA 6 RMA 6 RMA 6 RMA	scoliD SpW Char P P P P P P P P P P P P P P P P P P	w 22 严 ?	2 ◀ 14: 29/09/ ta
38 00 00 00 File: "EVIRProcessin" "Evirprocessin" Torino: "Evirprocessin" <t< td=""><td>30 00 00 00 ngl2016-09-22,14-3 1 Protocol 1</td><td>21 01 3C 00 fe 00 0 441_TC-NODEIP-11-Setup- Tope 100 100 100 100 602-Terminate 609-Terminate 609-Terminate 100 100 100 602-Terminate 609-Terminate 609-Term</td><td>D-CPTPT Por d Packetsp d Packetsp</td><td>Profile: Sp Profile: Sp t Direct WPF R WPF R WF R WF R WF R WF R WF R</td><td>W Profile tion Captured Length X 11 X 1</td><td>Payload Langth 7 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17</td><td>Path Addr.</td><td>Logical A 25 33 25 33 25 33 25 33 25 33 25 33 25 33 25 33 25 33 32 55 33 33 25 5 33 32 55 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 33 33 25 5 5 33 33 25 5 33 33 25 5 5 33 33 25 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 32 5 5 5 33 33 25 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 5</td><td>Xddr. Prot 4 RMA 4 RMA 5 RMA 5</td><td>pool ID SpW Char P P P P P P P P P P P P P P P P P P P</td><td>● 總 中・ 9. yype SpW Char Da</td><td>143 14 29/09/</td></t<>	30 00 00 00 ngl2016-09-22,14-3 1 Protocol 1	21 01 3C 00 fe 00 0 441_TC-NODEIP-11-Setup- Tope 100 100 100 100 602-Terminate 609-Terminate 609-Terminate 100 100 100 602-Terminate 609-Terminate 609-Term	D-CPTPT Por d Packetsp d Packetsp	Profile: Sp Profile: Sp t Direct WPF R WPF R WF R WF R WF R WF R WF R	W Profile tion Captured Length X 11 X 1	Payload Langth 7 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17 6 16 7 17	Path Addr.	Logical A 25 33 25 33 25 33 25 33 25 33 25 33 25 33 25 33 25 33 32 55 33 33 25 5 33 32 55 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 33 33 25 5 5 33 33 25 5 33 33 25 5 5 33 33 25 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 32 5 5 5 33 33 25 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 5	Xddr. Prot 4 RMA 4 RMA 5	pool ID SpW Char P P P P P P P P P P P P P P P P P P P	● 總 中・ 9. yype SpW Char Da	143 1 4 29/09/
98 0b 00 00 0 File "E-Via-Processin Tume 1 0.00003306 2 0.00003306 3 0.22684944 4 0.00003328 5 0.00003328 6 0.00003328 9 0.015675401 10 0.00003228 10 0.0000328 10 0.000038 10 0	2016 00 00 00 2 ng/2016-09-29_14-3 Protocol Spacewire	21 01 3C 00 fe 00 0 441_TC-NODEIP-11-Setup- Type 100 100 100 100-Terminate E00-Terminate E00-Terminate 100 E00-Terminate E00-Terminate E00-Terminate E00-Terminate	D-CPIPT Pod d Packetsp d Packetsp	Profile: SP t Direct WP6 R WP7 R WP6 R WP7 R WP6 R WP7 R WP6 R WP7 R WP6 R WP7 R WP6 R	W Profile tion Captured Length X 11 X 12 X 11 X 12 X 11 X 11 X 12 X 11 X 12 X 12 X 12	Payload Length 7 17 6 16 7 17 7 17 6 16 16 16 16 16 16 16 16 16 16 16 16 16 1	Path Addr.	Logical A 33 25 33 25 33 25 33 25 33 25 33 25 33 25 33 25 33 25 33 25 33 32 25 33 32 25 33 33 25 33 33 25 33 33 25 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 33 33 25 5 5 33 33 25 5 33 33 25 5 33 32 5 5 33 33 25 5 33 33 25 5 33 33 25 5 33 32 5 5 33 33 25 5 33 32 5 5 33 32 5 5 33 32 5 5 33 32 5 5 33 32 5 5 33 32 5 5 33 32 5 5 33 32 5 5 33 32 5 5 33 33 25 5 33 33 25 5 33 32 5 5 33 32 5 5 33 32 5 5 33 32 5 5 33 33 25 5 33 33 25 5 33 32 5 5 33 33 25 5 5 33 33 25 5 33 33 25 5 33 32 5 5 33 32 5 5 33 33 25 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 32 5 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 33 25 5 5 33 32 5 5 5 5	Addr. Prota RMA RMA RMA RMA RMA RMA RMA RMA RMA RMA	scollD SpW Char P P P P P P P P P P P P P P P P P P P	彰 躑 № 9 ype SpW Char Da	4 14. 29/09. ta
98 0b 00 00 0 File: "E\FileProcessio Time 10,00000320 10,00000320 10,00000320 10,00000320 10,000003212 10,00000322 10,00000322 10,00000320 10,00000320 10,00000320 10,00000320 10,00000320 10,00000320 10,00000320 10,00000320 10,00000320 10,00000320 10,00000320 10,00000320 10,000030 10,0000320 10,000030 10,00000 10,00000 10,0000 10,0000 10,00000 10,0000 10,0000 10,	ng 2016-09-29 14-3 Protocol Spacewire Spa	21 01 3c 00 fe 00 c 441_TC-NODEIP-11-Setup- Type COP-Terminate EOP-Terminate S20 bits), 40 byte	D-CPTPT Porter Parketsp d Parketsp d Parketsp	Profile: Spi Profile: Spi Pr	W Profile tion Captured Length X 11 X 1	Payload Length 0 10 7 17 6 17 6 17 7 17 6 16 7 17 6 16 6	Path Addr.	Logical A 2534 333 255- 333 255- 333 255- 333 255- 333 255- 333 255- 333 255- 333 255- 333 255- 333 255- 333 255- 255-	dir. Proto 87474 1 (2004) 1 (2	scollD SpW Char P P P P P P P P P P P P P P P P P P P	्रम् 🥹 🏴 १९	2 1 43

Latency Measurements

- From reception of a RMAP command to the time the response was transmitted by the IP Core
- From the stimulation of the RMAP Initiator to the transmission of the RMAP command (Initiator was stimulated by the iSAFT Simulator through a RMAP write command)
- The reception of a NDCP command, transmitted from the iSAFT Simulator, to the time the response was transmitted by the UUT (NDCP Latency)
- The stimulation (through a RMAP command) of the CPTP Transmitter, to the time the CPTP/Raw SpW Packet was transmitted by the UUT (CPTP latency)

Measured Latencies on Virtex 6 (125 MHz core clock, 100 Mbps link speed)					
	With Switch (us)	Without Switch (us)			
RMAP Target	1.58 us (SDRAM read), 1.24 us (reg. Write, RMW)	1.30 us (SDRAM read), 1.0 us (reg. Write, RMW)			
RMAP Initiator	2 us (incl. SDRAM access)	1.76 us (incl. SDRAM access)			
NDCP target	1.35 us (Read/Write) 1.4 us (CAS)	1.10 us (Read/Write), 1.15 us (CAS)			
СРТР	3.25 us (incl. SDRAM access)	3 us (incl. SDRAM access)			

	With Switch (us)	Without Switch (us)
RMAP Target	6.4 us (SRAM Read/Write)	4.96 us (SRAM Read/Write)
NDCP target	6.6 us (reg. Read), 7.3 us (reg. Write, CAS)	5.1 us (reg. Read), 5.8 us (reg. Write, CAS)
СРТР	12.4 us (incl. SRAM access)	10.9 us (incl. SRAM access)

Robustness tests

- The core has been tested during long runs (overnight, 3-days tests)
- ISAFT Simulator Traffic Generation capability was exploited (mixed traffic, programmable packet to packet delays - at microsecond level)
- Simple tests included the back-to-back transmission of RMAP/NDCP commands to assess Target robustness
- Tests to stimulate the RMAP Initiator or the **CPTP** blocks included transmission of packet sequences with programmed delays between them
- Traffic was captured by the iSAFT Recorder
- Tests on both Xilinx and MicroSemi implementations
- No packet loss!



Conclusions

- Most of the code relies on generic VHDL
- Technology dependent primitives are only required for:
 - Asynchronous FIFOs used in the <u>SpW CoDec</u>
 - DDR used in the <u>SpW CoDec</u>
 - Clock multiplexer in the <u>SpW CoDec</u>
- Technology dependent macros required for the SpW CoDec <u>ONLY</u>. Users who already use a SpW CoDec are not required to use any (new) technology dependent macros
- Minor issues faced with MicroSemi tool related to the instantiation of the RMAP verify buffer (the same memory is correctly synthesized by Xilinx and Libero for other blocks in the design)
- ⇒ Current version explicitly uses MicroSemi TPRAM primitive for the RMAP Verify Buffer
- The SpW Node IP will be available for ESA projects through the ESA IP-core service.