

pean Space Agency

•

□ 🕂 🕂 米

Prototyping of Space Protocol(s) for SPI

TEC-EDD TOs: Giorgio Magistrati and Carlos Urbina Ortega

ESA UNCLASSIFIED - For Official Use

esa

Contract Details

- Program: **TRP** (with two parallel contracts)
- Budget: **400 k€**
- Prime + Subco: TAS-I + TELETEL S.A.
- Duration: **20 months** (12 + 8)
- Main Objectives:
 - •Detailed definition and **analysis of use cases** for SPI bus in space
 - •Build a draft specification based on space application use cases
 - •Propose and prototype appropriate signal integrity techniques
 - •Development of a **demonstrator** for SPI
 - •Create general **simulation models** for SPI and validate them on the demonstrator

ESA UNCLASSIFIED - For Official Use

ESA | 01/01/2016 | Slide 2

🔚 🚍 🛯 🗶 🚍 🔚 🛶 🚺 🚺 🚍 🚼 🗗 💥 🚘 🚺

European Space Agency

Prototyping of space protocol(s) for SPI

ESA Data Systems Division Final Presentation Day A.Tramutola, D.Rolfo/A. Tavoularis




Ref. = Final Presentation days Template Ref. = 83230347-DOC-TAS-EN-004


08/05/2017

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space.

Ref.= 83230347-DOC-TAS-EN-004

THALES ALENIA SPACE OPEN





SPI Protocol for Space Application

Serial communication protocol industrial trend

- Sevolution of sensors acquisition and actuator systems (Temperature, Pressure, Encoders, Accelerometers)
- enhancement of data handling systems reconfiguration capability (reconfigurable FPGA, non-volatile memories (EEPROM, MRAM, FRAM, FLASH))

Road map of ESA studies and R&D

- Section (CABCOM)
- Sensor network (I2C, one Wire), SDI (I2C, SPI), SPI4SPACE (SPI)

Why SPI protocol for space applications?

- Search Widely adopted for commercial devices
- Section 4.1 Not the section of the s

SPI4SPACE objectives and workflow

- Sa Target applications: internal module bus, external point to point communication
- Schallenging performances (30MHz, 1m bus, 10m point to point)
- Search Analysis, Specification, feedback from Simulation and Demonstrator



SPI Protocol Specification : physical layer

	Internal bus	External Point to Point
Topology	Termination Master Slave 0 · · · · Slave N	Master Slave
Electrical family	 3.3V LVCMOS : Backward compatibility with existing space grade components Low power consumption timing performances better than similar families (AHCMOS) 	LVDS :Standard de facto for high-speed serial link in space application
Signal Timing	CPOL= 0, CPHA=1 (or CPOL=1, CPHA=0) SCLM	CPOL=CPHA=1 (or CPOL=CPHA=0)
Bus Signals	Conf.1	SCLK MOSI SIAVE SS SS SS SS SS SS SS SS SS SS SS SS SS
7 Ref. = F	5/2017 Constant of the part of	ThalesAlenía teletel

For both SPI Internal bus and SPI point to point topologies the defined protocol states are:

SOFF state :

Slaves) are not powered when all drivers and receivers of the units linked (Master and Slaves) are not powered

STAND-BY state :


Slave are powered but no communication is taking place

* (no Chip Select is activated)

ACTIVE state :

when the drivers and receivers of the Master and at least of one Slave are powered and communication is in progress

Solution (the relevant Chip Select is activated)



Three different protocol Layers have been defined to cover different needs in terms of communication capability :

- SPIO, provides backward compatibility to existing space-qualified units/components equipped with SPI I/F
- SPI1, implements mechanisms to verify correctness of the communication and to allow messages transmission
- SPI2, offers a more robust communication structure defining commands to activate device's internal functions

0	08/05/2017). This document is not to be reproduced, modified, adapted, published, translated in an disclosed to any third party without the prior written permission of Thales Alenia Space.	y material form in whole or in part nor	Theles Aleria teletal
8	Ref. = Final Presentation days Template Ref.= 83230347-DOC-TAS-EN-004	2017 Thales Alenia Space	THALES ALENIA SPACE OPEN	ThalesAlenía teletel

SPIO is an OPEN Protocol Layer providing a wide degree of freedom to implementers

It has been included to provide backward compatibility to existing space-qualified components

SPIO provides maximum flexibility in message content, format, length and type

- They can be defined according to the implementer's needs
- No.8 bits is considered as preferred message word width

SPI0 word bit transmission order is fixed as MSB first

© 2017 Thales Alenia Space

08/05/2017

Final Presentation days

This is in agreement with all existing space-qualified components

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space.

THALES ALENIA SPACE OPEN

ICs	Interface purpose	l/Fs role	SPI signals	Data Sampling edge	Data Output Edge	CS activation level	Data word length	Voltage Level
ADC128S102QML	Configuration	Slave	4-wire	Rising	Falling	Low	24	1.9V CMOS
ADC12D1600QML	Configuration	Slave	4-wire	Rising	Falling	Low	24	1.9V CMOS
ADC128S102QML	Data/command	Slave	4-wire	Rising	Falling	Low	16	3.3V LVCMOS
CDCM7005-SP	Configuration	Slave	3-wire	Rising	N/A	Low	32	3.3V LVCMOS
DAC121S101QML	Data	Slave	3-wire	Falling	N/A	Low	16	3.3V LVCMOS
LX7730	Data/command	Slave	4-wire	Falling	Rising	Low	15	3.3V LVCMOS
LM98640QML-SP	Configuration	Slave	4-wire	Rising	Rising	Low	16	3.3V LVCMOS (V _{OH} except.)
SMV320C6727B-SP	Data/command	Master/ Slave	4-wire/ 5-wire	User definable	User definable	Low	Up to 256	3.3V LVCMOS
SPI4SPACE	User definable	Master/ Slave	3-wire/ 4-wire	User definable	User definable	Low	SPI0 User definable	3.3V LVCMOS


COTS NVRAM components equipped with SPI interfaces										
Part Name	Туре	Producer	Footprint							
MR25H10	MRAM	Everspin	DFN8							
CY15B102Q-SXE	FRAM	Cypress	SOIC-8							
M25P05-AVMN6P	nvRAM	Micron	SO8							
AT25256B	EEPROM	Atmel	SOIC-8							
MB85RS256A	FRAM	Fujitsu	SOP-8							
LE25U40CMC-AH	Serial Flash	ON Semiconductor	SOIC-8							
MR45V256A	FRAM	LAPIS/ROHM	SOP-8							
FM25W256-G	FRAM	Cypress	SOIC-8							
SST25VF080B	NAND	Microchip	SOIC-8							
SST25VF020B	NOR	Microchip	SOIC-8							



Data Link Layer

Word width : 8,16,24,32 bit + Parity bit (odd) => default 8 bit


- Slaves can be configured to use one of the above word width
- Substant American Section 2018 Section 2018
- * MSB is transferred first, LSB last
- Parity Check Report (PCR) in the slave messages can be optionally supported
 - Subscription Master messages shall include dummy bit to have the same word width



Network Layer

- Support three types of transfers :
 - SWORD Transfer
 - SBLOCK Transfer
 - Subscription States and States an





Data Link Layer

- Section Word width : 32 bit + Parity bit (odd), MSB is transferred first
- Parity Check Report (PCR) in the slave messages can be optionally supported, Master messages shall include dummy bit

Network Layer

- Save implements capability to:
 - Saltransmit/receive Command Token
 - STransmit/receive optional *Data Word* according to the command code
 - SReceive/transmit Response Token
 - Receive/Transmit optional Data Word according to the command code
- SPI2 fixes the command code to be used to provide standardization
 - some examples : DO_BIT_SPI (do built in test), READ_BIT_SPI (retrieve BIT results), SYNCH + Payload word (synchronize internal registers), TICK (to increment time registers), GET_RESP_TOKEN (request Response Token), READ_SA (read content of Slave sub-address), WRITE_SA (write into a Slave sub-address), etc...
- SPI2 defines also status of the previous transmission in the Response Token :
 - SPI_TERMINAL_FAULT, MESSAGE_ERROR, ADDRESS_ERROR, ILLEGAL_COMMAND





Command Token bit fields Bit Uese Prefix Cand Code apure Neesage Length Bit 0 31 30 28 27 26 25 24 23 22 21 20 19 16 17 Content 0' 1' Co Co Co Co Co Co Co Lo Lo</t Number of Date Words Irensis Reserve ine Commend Token, i.e **Caperved** See Table 7 Comment bibe blin Perviced Words iae Tebia 40 Bit Ues Prefix Bub-address Spars CRC.4 Bit # 13 14 13 12 11 10 5 8 7 6 5 4 3 2 1 0 Content 0' 1' 8Ar Reserved Reserved CRC-4 Pror Detection See Table 7 Comment hile **bite** Code

Response Token bit fields

Bit Use	Pre	əfix		Status Bits Spare Mod						Mod	ule State					
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Content	1'	0'	STF	ME	AR	IC	1'	1'	ID7	ID6	ID₅	ID₄	ID₃	ID ₂	ID1	ID∘
Comment	Rese bi	erved ts		See T	able 9		Rese bi	erved ts	Status of the Slave Module							
	_	Prefix Spare					are			CRC-4						
Bit Use	Pre	etix														
Bit Use Bit #	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			13 0'	12 0'	11 0'	10 1'	<u> </u>		7 1'	6 0'	5 0'	4 0'	÷	2 CRC ₂	1 CRC1	-







Demonstrator Requirements

Electrical Verification

- Scompare simulations and physical implementation data of
 - Subus (LVCMOS)
 - Spoint to point topologies (LVDS)


Protocol Verification

- SPI protocol variants (SPI0/1/2)
- Sconfiguration modes 1 & 3
- NP core
- Second Communication with COTS devices
- SPI Flash application
- Sk FPGA dynamic reconfiguration
- Simulation of SPI-based High Priority Command (ECSS-14C) interfaces






SPI Demonstrator – Overall Design




SPI Demonstrator – Master/Slave Design




SPI Demonstrator – Master/Slave Design

MASTER:

- SPI Handling up to 32 slaves
- Simultaneous support of SPI-0/1/2, Configurations 1/2/3
- S. Message length up to 256 bytes
- Command parameters in the command structure (Transaction length, SCLK frequency, protocol version, configuration, ...)
- SLoopback (near/far end)







LVDS & LVCMOS

19

Ref. = Final Presentation days


© 2017 Thales Alenia Space

LVCMOS Candidate ? Termination LVDS implementation is point to point and SpW-like. Signal integrity problems not No termination $\sqrt{}$ foreseen. Series $\sqrt{}$ X Parallel A termination of between 75 and 120 Ohms draws too much LVCMOS for multipoint connections. driver current Long bus & fast rise/fall times likely to result AC $\sqrt{}$ in signal integrity issues. X Thevenin Will permanently bias the signal at the receiver Thevenin with capacitor on $\sqrt{}$ "low leg" Thevenin with capacitors on \checkmark both legs 08/05/2017 This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. lenía *teletel*

THALES ALENIA SPACE OPEN

LVCMOS - Termination trade-off

© 2017 Thales Alenia Space



THALES ALENIA SPACE OPEN

Space

20

Template Ref.= 83230347-DOC-TAS-EN-004

LVCMOS – Termination Summary

			Bus e	edge		
	No termination	Series Termination	AC Termination	Thevenin (Reference)	Thevenin with one Capacitor	Thevenin with two Capacitors
Signal quality (Reflections)	Unacceptable	Unacceptable	Good	<u>Best</u>	Good	Good
Voltage at the receiver	Doubles	Depends on distance from bus edge	Good	Swing less than full	Good	Good
Driver current	Within limits	Good	Within limits, gets better with damping resistor	<u>Within limits, but</u> <u>has constant DC</u> <u>consumption</u>	Good on IDLE, within limits when driver = 0	Best
Swing	Outside IC limits	Full	Vcc ok, Does not reach GND	<u>Not full swing</u>	Vcc ok, Does not reach GND	Full
	nal Presentation days	ument is not to be reproduced, modified, adapted, public d to any third party without the prior written permission of hales Alenia Space	ished, translated in any material form in whole or in p Thales Alenia Space. THALES ALENIA		Thale	sAlenia teletel


Crosstalk analysis

Inputs:

- Initial requirement for 1 m backplane bus, later reduced to 47 cm backplane (Modular RTU)
- Requirement for -30dB between nets (SPI4SPACE specification)

Analysis:

- Crosstalk analysis to define minimum distance between signal traces
- Crosstalk threshold 100mV
- Sackplane nets length 1 meter
- Single/multiple receivers
- S Driver on bus edge/bus middle






Crosstalk analysis – Results

Configuration	Series Termination	RC Termination	RC Termination with damping resistor
#1. Single driver, 1 receiver, 150 mils clearance, driver at the edge of the bus	PASS	PASS	PASS
#2. Single driver, 5 receivers, 150 mils clearance, driver at the edge of the bus	PASS	PASS	PASS
#3. Single driver, 5 receivers, 150 mils clearance, driver in the middle of the bus	PASS	PASS	PASS
#4. Single driver, 5 receivers, 100 mils clearance with guard traces, routed in striplines, driver at the edge of the bus	PASS	PASS	PASS





SPI Demonstrator - Verification





iSAFT SpaceWire Simulator

Advanced EGSE platform with traffic generation capabilities that simulates SpaceWire devices or instruments, enabling S/C integration tests before the availability of Flight Models.

Provides an 8 - 20 port SpaceWire interface with advanced traffic generation and asynchronous transmission capabilities.

8-20 SpW

SoW Switch

Processor Module

Memory

SpW Node x

Network

SpaceWire

Suitable for the verification of new protocols and protocol variations.

iSAFT

SpaceWire Simulator

ISAFT Client API (C/C++, C#, Python)







SPI FPGA

Control through SpW/RMAP


SPI Master/Slave Core

AMBA AHB 2.0

ECSS-14C, FPGA dynamic reconfiguration, Register file applications (accessed through SPI0/1/2

Demo applications:

- Second Cots SPI Memory (SPI-0)
- Seconfiguration (SPI-1)
- Scheduled HPC generation (SPI-2)
- Register File (SPI-0/1/2)






Verification tests

Electrical Verification:

- Nerification of Thevenin and Thevenin with capacitors
- Short/Long bus tests
- S Verification of SS/SCLK/SSCLK timings
- Measurement of PCB/IC delays

Functional/Performance verification:

- **S** RMAP controlled FPGA
- Incremental verification tests initially performed with low level SW
- Service Contraction with different SCLK frequencies
- Sconfigurations 1/2/3
- SPI SCLK/SSCLK 100 KHz 30 MHz





LVCMOS – Thevenin Termination



LVCMOS – Thevenin termination with capacitors

THALES ALENIA SPACE OPEN

Thevenin Termination showed that 90 Ohms provides the best quality for the specific implementation

Full swing

08/05/2017


Ref. = Final Presentation days

Capacitor smoothed transitions

No false transitions

Results close to the simulated ones

Distortion on each driver output (no effect)



© 2017 Thales Alenia Space





Demonstrator SW & Comments to the spec.

Demonstrator SW:

- Secution on iSAFT TestRunner
- **18.** 23 functional/performance Test Cases
- **S** Test cases for all, except for 2, requirements
- Section tests:
 - SPI-0 used to generate erroneous SPI-1 commands
 - SPI-1 used to generate erroneous SPI-2 command


Results/comments:


- SPI in configuration 1 operates up to 10 MHz (~12 ns delay are only due to the LVCMOS ICs)
- SPI in configuration 3 operates up to 30 MHZ but it requires clock domain crossing. More clock cycles would ease synchronization
- Dead time needed between SS assertion and SCLK edges to ensure variations of the delays of the LVCMOS ICs & PCB tracks.

	SPHEPACE - ISART Testiluarier	- 0
His blass Project Texts Report Texts Help		
P 2at S Integ II Top		
🛄 🧾 📚 🗢 Add files Remove Ad files - 🗐 falsed		
TextEquer + 8	R. /Tethnolt/ Investmentag /Tethnoption / SR Configuration	• *
1 7 9 21 24		
11. (a) a laterary facto	Toot Donort	
D C H & Minister, Junit D C H & Minister, A., Sanjak, Josefierk	TestRunner Test Report	
O & TCHUN	•	
0 1 1 21 31		
D BOLL PRINT A SHAR BANKSHAR	Root	
	menanta, e run, e prozen, o tames, o not conjuntes, o respent Duration: 2007.131	
2.4.2 H. St. St. St. St. St.	Assertions: 0	
0.4 10,34,35	SPI4SPACE Tests	
() 3. ** WARKE A Joint Archaraces (2) ** ** (30.1)	SPIADPACE_tests www.setters.b.	
2 4 J 10, 391,12	CodeBase: C-VinerViLotabiner/TELTREITert Suite (Briefer)SP145PACE. Terts.DL	
2.4.4 10.91,13 O 6 10.91,18	Copyright: Copyright © 2017	
C 241 4 9149AT 8_34146 hered are show	Pervenies 1.5.0 Product 1914 - 0.0423	
A A RUNUA	The State A SACE	
D 2 4 VINTER 7 5 July Parlaments 2 4 VINTER 14	Version: 1.0.0.0	
D THE PROPAGE C Set of Annalise atom	Provincende vision and vision 3.0.4.3565 (Pier C visioned and and and and a University Press 201)	
Be Kata	and of the statement form with the statement for a statement of a statement of the statemen	
in Charles and an advantage and	SPEASPACE A SettlpA Normal/Operation 3 ×0 ±0	
0 + 10,90,H	Daration: 112.1836, Assertions: 0.	
a 1 4 1 Million and a second secon	TC SPL 01	
- + K.H.M	Daration: 87-214s, Assertions: 0.	
D & KURUR D & KURUR		
In Carl Storphics & Solution Performance	TC_SPL_ST_SPR_Memory	
O & RUNUN	Map 1 Description: Send an RNIP read command to the Roard Units register (Dx00000000) of the Hacker Issaid.	
II C 1 PHPAC Detroid	Fact Oberta: Validate that there is no contaction error (Mt) 2015 are perc).	
A 10,010,000,000	Reached ECK, File: C (SF145PACE)(F145PACE, Test, Inputs CommonFile: Viewallhand StatusRegister cov	
	Step 2 Description: Send an INNP write zonemant to program the Plaster Control resistar of the Plaster based (LVCHOS bus interaction, enable transmission).	
	Pass Citeria -	
	Reached EOF, File: C/UPPHDPACE/UPHDPACE_Test_Inputs/CommonFiles/ShortLongResEnableTxConfiguration.cov	
	Step 3	
	Description: Command the SPI Haster to send an RDSR command to the SPI Hemory and put the Master status register until the transaction is completed. Pass Charles	
	Residued DOP, Reis C15094594C7097489404C8, Test, Japons (DC, SPE, D198487, Res/Step 5, WitherPTO_RDSR.cov Resid: Trans Resident Young Read Res/Stocome	
	Step 4 Description: Read the SPI Master for FPO to retrieve the Status Register value which is the samed bute.	
	Pass Criteria: Validate that the value of the litatus Register after power-up must be 0.	
	Reacted KOF, File: C.(SP1908ACK)(SP1908ACK_Text_Input)(SC_SP2_01(WHW_ReactingAcKaudITEC_Hemitizatus.cov	
	(Reg 5	
	Description. Command the SPI Namer to send a WESK command to the SPI Nemery with WEL = 1 and politike Namer claims register will the transaction is completed. Page Charter :	
Text Eighteer (a) Thoust Eighteer (Readed 507, Fbi: C1SH4E9ACT15HE9ACT_Belt_Depth10C_SH_01WHAP_Rex1Step5_WitheFDO_WRSR.cov Read: The Reader Value Read E0000000	× -

30	08/05/2017	This document is not to be reproduced, modified, adapted, published, translated in any materi disclosed to any third party without the prior written permission of Thales Alenia Space.	al form in whole or in part nor		
50	Ref. = Final Presentation days Template Ref. = 83230347-DOC-TAS-EN-004	2017 Thales Alenia Space	THALES ALENIA SPACE OPEN		








LVCMOS – No Termination

Unacceptable signal quality in unterminated bus

False transitions

→ Voltage and current above IC maximum specifications






LVCMOS – Series Termination



Pulse shape better when the drive is at the edge of the bus (is it the Master?)

Slave boards also drive the bus (MISO, SSCLK)

 \rightarrow Unsuitable






LVCMOS – AC Termination

Pulse shape is improved

No different voltage levels due to reflections

Damping resistor can limit further high current draw but creates resistor divider






LVCMOS – AC Termination

DC offset due to capacitor charge - discharge

High driver current draw during the first pulses

 \rightarrow Capacitor trimming required






LVCMOS – Thevenin Termination

Originally not a candidate due to DC biasing

Used as reference for comparison of Thevenin-withcapacitors, termination resistors trimming

Provides a perfect pulse shape

Not full swing - inherent Thevenin limitation





LVCMOS – Thevenin with capacitor on the "pulldown" leg


Capacitor stops DC consumption on idle

Switches up to Vcc but not GND

Capacitors smooths the rise/fall edges

Current momentarily exceeds datasheet max current*

* Communication with Texas Instruments confirmed that max current of 50 mA in the datasheet refers to DC consumption. The current can momentarily reach 250 mA if adequate decoupling is provided.





LVCMOS – Thevenin termination with capacitors

Capacitor stops DC consumption on idle

Switches up to Vcc and GND

Capacitors smoother even further

Current consumption below max datasheet level

