

Control Loop Processor-based mission critical applications

Architecture and development flow of the Ariane 6 & Vega-C P120 Thrust Vector Control system embedded software

SABCA PROPRIETARY
Ref. CLP-DP-G-040-SABC

FERON Jean-Briec
EMBEDDED SYSTEMS ENGINEER




Who are we?


SABCA



> Shareholders



> Plants



What do we do?

at SABCA



> Markets



Defence



Aviation



Space

Ariane 6 & Vega-C P120 Thrust Vector Control (TVC) system

System architecture


Context & constraints

Control architecture

Architecture

of the Ariane 6 & Vega-C P120 TVC system

> Vega P80 TVC system :



Context & constraints

of the Ariane 6 & Vega-C P120 TVC system

> Launcher

- First launch : 2019 (Vega-C), 2020 (Ariane 6)
- Planning status : post PDR

> Thrust Vector Control system


- Requirements
 - Stroke
 - Accuracy
 - Speed
 - Reliability
 - Differential force feedback
- Constraints
 - High vibration
 - High temperature
 - Vacuum
 - Shocks



Control architecture

of a single Ariane 6 & Vega-C P120 actuation system

- > Commands are received from the launcher on-board computer
- > 3 nested control loops : current , speed, position



Embedded software requirements & constraints

of the Ariane 6 & Vega-C TVC system



> Requirements

- Control the actuator position
- Communicate with On-Board Computer
- Perform measurements (functional & non-functional)
- Support launcher interfaces (TM/TC/measurements,...)
- Meet ECSS constraints (Class B)
- Support configuration commands
- Support different operational modes
- Withstand a tight planning at a competitive cost

Impact on the processing platform selection?

Embedded software requirements & constraints

of the Ariane 6 & Vega-C TVC system



> Requirements

- Control the actuator position
- Communicate with On-Board Computer
- Perform measurements (functional & non-functional)
- Support launcher interfaces (TM/TC/measurements,...)

- Meet ECSS constraints (Class B)

- Support configuration commands
- Support different operational modes
- Withstand a tight planning at a competitive cost

Performance requirements

SW criticality requirement

Agility requirements

Impact on the processing platform selection

Control Loop Processor in a nutshell

Reliable

Agile

Processing platform

A softcore processor and a development platform

with 3 specificities



Reliable

Deterministic
Cache-free & non interruptible
architecture

Certified
European space standards compliance

Fault-tolerant
Error detection & correction
Radiation hardening

Integrated
Communication interfaces,
Low level control

Agile

Quick turnaround time
Straightforward code generation

Flexible softcore architecture
Configurable number of cores,
arithmetic units or memory size

Short design validation time
Deterministic system behaviour
Small state space to validate

Project planning flexibility
Early demo & late changes support

Performance

Precision arithmetic
IEEE-754 floating-point operations


High throughput
Dual-core SIMD architecture,
Direct Memory Access

High connectivity
High-speed communication interfaces

Real-time
HW/SW synchronization
Operating System free


Architecture

of the Control Loop Processor



A complete development platform

supporting the user all along its development process



- > Simulator
Cycle- and bit-accurate C++ compliant model, provides early representative processing performance.
- > FPGA development board
Integrating all the communication interfaces for early integration tests
- > Embedded Software Generation toolchain
Eclipse based configuration wizards, automated code generation from Simulink

Ariane 6 & Vega-C P120 TVC embedded software

Software architecture

Performance


Development flow

Embedded software architecture

of the Ariane 6 & Vega-C P120 TVC system



- > Two cores with the same software each control one actuator
- > A dedicated CLP hardware timer synchronizes the whole system
- > Analog acquisitions performed outside PWM switching
- > I/O servicing through software polling



Performance

of the controller based on the CLP platform




> Taking advantage of the CLP architecture

Dual-Core, SIMD, fault tolerance

> Complexity

Floating point control with complex operations (motor control direct & reverse transforms, 1st & 2nd orders filters) and power sharing.


> Resources usage



Development flow

of the CLP embedded software

- > The macro library is highly optimized and pre-validated
- > The binary file is validated against different reference models
- > Point-to-point source & output software cross-checking



Progress illustration


Vega-C Z40 TVC system

SABCA PROPRIETARY – CONFIDENTIAL IN USE
Ref. CLP-DP-G-040-SABC



Environment tests

of Vega-C Z40 TVC system



Conclusion

what should you take away?



- > There is a strong link between
 - Thrust Vector Control system requirements
 - Processing platform architecture
 - Embedded software performance & development effort

- > The existence of a reliable & agile processing platform is a reality

- > Our customers take advantage of this platform for their mission critical applications. Why don't you?

Evaluation pack available on request!

Thank you!

Jean-Brieuc **FERON**
EMBEDDED SYSTEMS ENGINEER

Chaussée de Haecht 1470
1130 Brussels
Belgium

+32 2 729 57 13
jean-brieuc.feron@sabca.be
@feronjb