

# Development of Next-generation Space-Grade Processors, SOI-SOC series

Speaker

Takanori Narita\*1

Co-authors;

Masaki Kusano\*1, Naohisa Anabuki\*1, Shigeru Ishii\*1, Kazunori Masukawa\*1, Yoshikatsu Kuroda\*1  
Seisuke Fukuda\*2, Tadayuki Takahashi\*2, Keiichi Matsuzaki\*2, Takayuki Ishida\*2, Kazuyuki Hirose\*2  
Osamu Kawasaki\*2, Yuya Kakehashi\*2, Masaharu Nomachi\*3, Hiroaki Takada\*4, Mitsutaka Takada\*4

\*1) Mitsubishi Heavy Industries, Ltd

\*2) Japan Aerospace Exploration Agency

\*3) Osaka University

\*4) Nagoya University

Mitsubishi Heavy Industries, LTD

19.Oct.2017

# Introduction

---

- Mitsubishi Heavy Industries have been working on space-grade system-on-chip processors, SOI-SOC series, in partnership with JAXA.
- The first product is SOI-SOC2 which is flight-proven in ASTRO-H and ERG satellites, etc.
- And now, increasing demands for high-speed/high-reliability communication in spacecraft applications, we have been developing SOI-SOC3. SOI-SOC3 is a product that aimed to improve the SpaceWire function based on SOI-SOC2.
- We have currently been developing SOI-SOCX simultaneously with SOI-SOC3. SOI-SOCX targets innovative space missions and Dual-Use markets. SOI-SOCX will have renewed semiconductor process and CPU to realize higher processing speed and world's top-class power efficiency.

# Roadmap of SOI-SOC series

Mitsubishi Heavy Industries have been working on space-grade system-on-chip processors, SOI-SOC series, in partnership with JAXA.

Product		2016	2017	2018	2019	2020	2021	2022
SOI-SOC 2	<ul style="list-style-type: none"> <li>• Standard-Model</li> <li>✓ SingleCore</li> <li>✓ Standard SpW-I/F</li> </ul>	<div style="background-color: #0056b3; color: white; padding: 5px; text-align: center;">Flight model Available</div>						
		ASTRO-H launched	ERG launched					
SOI-SOC 3	<ul style="list-style-type: none"> <li>• Enhanced-Model</li> <li>✓ SingleCore</li> <li>✓ High-end SpW</li> <li>- Hardware offload of RMAP, SpW-R,D</li> </ul>	<div style="background-color: #ff8c00; color: white; padding: 5px; text-align: center;">Under Development</div>		<div style="background-color: #0056b3; color: white; padding: 5px; text-align: center;">Flight model Available</div>				
		FPGA Sample Chip	EM Sample Chip					
SOI-SOC X	<ul style="list-style-type: none"> <li>• Next-Gen.-Model</li> <li>✓ DualCore</li> <li>✓ Various I/F (SpW,1553,Ether etc.)</li> <li>✓ On-ChipRAM</li> <li>✓ Low-Power</li> </ul>	<div style="background-color: #ff8c00; color: white; padding: 5px; text-align: center;">Under Development</div>				<div style="background-color: #0056b3; color: white; padding: 5px; text-align: center;">Flight model Available</div>		
				FPGA Sample Chip	EM Sample Chip			

# Overview of SOI-SOC2

## MHI approach for Radiation-Hardening

### 1. Manufacturing Process level


Adoption of Silicon on Insulator (SOI) technology

### 2. Circuit Architecture level(RHBD)

Development of circuit design for radiation effects mitigation

## Application in space


SOI-SOC2 has been applied to many satellites and successfully worked on orbit.



**SOI-SOC2 is a Flight proven Microprocessor**

# Specification of SOI-SOC2

## Block Diagram



## Specification

Item	Specification	
Semiconductor Process	200nm SOI	
CPU Core	32bit RISC Processor Max.100MIPS	
Memory interface	SDRAM I/F and SRAM/EEPROM I/F	
SpaceWire	-	
Link Frequency	Max. 100MHz	
	External Port	3ch
	Hardware offload	-
Package	Ceramic PGA 447pin	

# Overview of SOI-SOC3

## Motivation

### 1. Upgrade of SpaceWire



Large-scale SpaceWire network is widely used in satellites, especially science missions.

CPU load in such network tends to become higher due to its SpW protocol, largely its RMAP protocol and synchronization protocol using Time-Code.

Thus, needs of improvement of SpW-Engine built in SOI-SOC are increasing.


### 2. Standard development environment

In order to shorten development period of spacecrafts and reduce development cost, needs for evaluation board and software development environment which includes OS, BSP and Middleware are increasing.



# Specification of SOI-SOC3

## Block Diagram



## Specification

Item	Specification
Semiconductor Process	200nm SOI
CPU Core	32bit RISC Processor Max.100MIPS
Memory interface	SDRAM I/F and SRAM/EEPROM I/F
SpaceWire	
Link Frequency	Max. 120MHz
External Port	4ch
Hardware offload	RMAP Protocol SpaceWire-D Protocol SpaceWire-R Protocol
Package	Ceramic PGA 447pin/ Plastic BGA


# SpaceWire Engine of SOI-SOC3

- SOI-SOC3 has a high-reliability SpaceWire engine, supporting upcoming SpaceWire standards.
  - ✓ Deterministic Data Delivery, SpaceWire-D (Draft D Issue 0.15)
  - ✓ Reliable Data Transfer, SpaceWire-R (SCDHA 151-0.4 Issue 0.4)
  
- The SpaceWire engine is mainly performed on hardware.
  - ✓ High accuracy scheduling and high performance with improve CPU load.

Protocol	Function	Hardware support
RMAP	RMAP Write	<ul style="list-style-type: none"> <li>✓ Header format check (Key, Logical Address, CRC etc.)</li> <li>✓ Data transfer to external memory with DMA</li> <li>✓ Generate write reply</li> </ul>
	RMAP Read	<ul style="list-style-type: none"> <li>✓ Header format check</li> <li>✓ Data transfer from external memory with DMA</li> <li>✓ Generate read reply</li> </ul>
SpaceWire-D	Timing Control	✓ Control of send timing of RMAP command
	Time-Code Watchdog	✓ Detect Early/Late watchdog
SpaceWire-R	Segmentation	<ul style="list-style-type: none"> <li>✓ Break SDU(Service Data Unit) into SpW-R data packets at sending end</li> <li>✓ Reconstruct SDU from data packets at receiving end</li> </ul>
	Data Ack Reply	<ul style="list-style-type: none"> <li>✓ Check SpW-R data packet</li> <li>✓ Reply data ack packet</li> </ul>


# Software Interface of SOI-SOC3

- Users can handle SpaceWire easily.
  - ✓ Real-time Operating System (TOPPERS HRP2) and BSP/Middleware are available.
  - ✓ Middleware supports RMAP, SpaceWire-D, SpaceWire-R protocols.




# Radiation Hardness of SOI-SOC2/3

- 200nm SOI process shows excellent performance for radiation.
  - ✓ SEL free
  - ✓ SEU 25~40 MeV/(mg/cm<sup>2</sup>)
  
- Radiation Test



- Cross Section of SRAM



# Overview of SOI-SOCX

## Motivation

### 1. Steady development

We selected a new semiconductor process to improve the product's performance, but we will steadily develop by using SOI-SOC2/3 design assets, especially RHBD techniques.

### 2. Needs for the future

SOI-SOCX targets innovative space missions and Dual-Use markets. We discussed with future users frequently and set development goals.

#### 1) Processing Performance


- Performance improvement more than 10 times of SOI-SOC2/3

#### 2) Low-Power and Built-in RAM

- Reduce power consumption by 1/10 compared to SOI-SOC2/3
- Large size built-in RAM (Mbyte~)


#### 3) Communication Interface

- Various communication interfaces for the flexibility and scalability
  - ✓ MIL-STD-1553B, Ethernet, SpaceWire, CAN Bus etc.
  - ✓ SpaceWire-Engine has hardware offload of RMAP protocol as with SOI-SOC3. To cope with future changes of SpaceWire standards, SpW-R and SpW-D are implemented as software.




# Overview of SOI-SOCX

## Block Diagram



SOI-SOCX can realize a scalable computing systems in many field.



## Communication Interface


**CAN BUS**  
for Automotive





**Real-Time Ethernet**  
for Factory Automation



**SpaceWire**  
for Space



**MIL-STD-1553B** for Aerospace and Defense system



# Conclusions

---

- We introduced the overview and current status of our products.
  - ✓ SOI-SOC2 is the flight proven microprocessor.
  - ✓ SOI-SOC3 is the improved model of SOI-SOC2 which has the high-reliability and the high performance SpaceWire engine. It will release in the coming year.
  - ✓ SOI-SOCX is the next-generation model which will improve processing performance, power efficiency, etc. It will release in 2020.

***Thank you for your attention.***

***Please feel free to contact us.***

