

RISC-V

/ the right development

RISC-V The open processor architecture that is here to stay



About us



- Jonathan Hofman
 - 2003 Master computer engineering
 - 2005 VHDL programmer
 - 2009 Project management
 - 2011 Technology Manager Programmable Logic
 - 2016 Domain architect Defense, Safety & Security
- Technolution
 - We are a technology integrator, developing electronics and software solutions for technical information systems and embedded systems for amongst others government, defense and the high-tech industry.
- My interests
 - Mixed criticality systems
 - High assurance security systems
 - Computer architectures (RISC-V)
 - High performance real-time processing
 - Programmable logic, FPGAs, etc.





TUDelft Delft University of Technology



What is **RISC-V**?

- an open and free ISA (Instruction Set Architecture)
 - from Berkeley (contributed: Patterson)
 - result of 30 years of architecture research
 - from IoT to server based
 - flexible and extendable
 - provide the alternative for ARM and Intel
- we believe that what Linux did for embedded devices, RISC-V can do for SoCs and FPGAs
 - boost development by providing core technology
 - grow an eco-system
 - stimulate a community to create, share and reuse new technology
 - → enable academia and industry to create new and innovative solutions



John L. Hennessy & David A. Patterson

THIRD EDI



What is **RISC-V**?





basic instruction (38 minimal)

extensions to scale performance/code size IoT ↔ server




Success of an ISA



completeness efficiency simplicity flexibility

eco-system ^{by} community traction ^{by} need & believe





Community status – Software eco-system

Compilers, tools & core libs

- Binutils \rightarrow upstream (as of 2.28)
- GCC \rightarrow upstream (as of 7.1)
- Newlib \rightarrow upstream (as of 2.5.0)
- LLVM \rightarrow upstream in progress
- Gdb \rightarrow upstream patches submitted
- Glibc → upstream patches submitted Coreboot → upstream submitted
- OpenOCD \rightarrow fork available
- •••

Simulators

- Golden simulator (Spike)
- QEMU
- Other
 - Verification suite

- Kernels/OS
 - Linux \rightarrow upstreaming in progress
 - RTEMS \rightarrow upstreaming in progress
 - seL4 \rightarrow upstreaming in progress
 - Genode \rightarrow upstream (64 bit)
 - FreeRTOS \rightarrow port available
 - ThreadX \rightarrow port in progress
 - Zephyr \rightarrow port available
 - ...
- Distributions
 - FreeBSD \rightarrow upstream (as of 11.0)
 - Fedora → fork available
 - Debian \rightarrow fork available
 - Gentoo \rightarrow fork available
 - buildroot \rightarrow fork available
 - Yocto \rightarrow fork available



Community status



- Specifications
 - User level
 - 32/64 integer \rightarrow frozen
 - Multiply/div \rightarrow frozen
 - atomic \rightarrow frozen
 - float \rightarrow frozen
 - Compressed \rightarrow frozen
 - 128 integer \rightarrow in progress
 - SIMD \rightarrow in progress
 - Vector \rightarrow in progress
 - user interrupts \rightarrow in progress
 - Privileged
 - Machine \rightarrow in progress
 - Supervisor \rightarrow in progress
 - Hypervisor \rightarrow open
 - Other
 - Debug \rightarrow in progress

- Cores
 - Numerous open-source
 - Numerous proprietary




....

Technolution's motivation for RISC-V

IP blocks must go hybrid

- control flow becomes more and more complex
- IP needs to be **flexible**
- fast development cycles, reuse and agility desired •
- better detection, handling and reporting of exceptional conditions •





Technolution's motivation for RISC-V

- Security, reliability and safety
 - separation of concerns
 - multiple software components
 - multiple isolated cores in mixed criticality systems
- add reliability, safety and security oriented features
 - evaluation
 - memory labeling
 - fault tolerance
 - secure & reliable NoC




government & defense




medical



aviation & space







Why RISC-V for us?



Hybrid IP blocks

- Easy to integrate into IP block
 - no distribution restrictions
 - no complex license fees
 - small
 - easy to integrate

Security, reliability & safety

- source code available for evaluation
- extendable with domain specifics
 - memory labeling
 - fault tolerance
- both small and high performance cores
- Large and growing eco-system
- technology independent
 - FPGA vendor
 - migrate towards ASIC
- easy simulation



What do we have

1111 FreNox-E CPU =

Embedded processor

- hardware
 - **RV32I(M)**
 - 32bits, mul/div
 - 5 stages Harvard arch
 - cache or internal RAM
 - IO space •
- software
 - Bare metal
 - FreeRTOS
 - ThreadX

RISC-V CPU FreNox-S

Application processor

hardware

1111

....

- RV32IMAS
- 32bits, mul/div, atomic, supervisor
- 5 stages Harvard arch
- iMMU, dMMU (1 128 entries)
- 8 way associative cache (4 32k)
- cache coherency (DMA)
- IO space
- software ۲
 - Linux
 - Buildroot





What do we plan



- Genode (component based security OS)
 - 32 bit port
 - microkernel hardware acceleration
 - security hardware features
- Secure NoC
 - Share memory but keep strong separation
- Fault-tolerant implementation
 - Processor & caches
 - Build on previous research
- RUST on RISC-V
 - safer embedded programming












What do we build?




High-assurance crypto device





Next generation car platform (mixed criticality)







serious community traction

great adaptations in the software eco system


provides a common architecture that scales from small to large

fill the need of future applications



How could we bring





space

to





/ the right development

