

GR740 and GR716 (and GR712RC) Development Status and Applications

Space Processors: High Performances Symmetric/Asymmetric Multicore

ADCSS 2017 ESTEC, Noordwijk, The Netherlands 2017-10-19

Introduction / Agenda



• Current, and in-development, space microprocessors

- GR712RC Existing space-grade microprocessor
- GR740 Next generation microprocessor
- GR716 LEON microcontroller development

Applications





• Software ecosystem – Toolchains update



 Outlook: Future developments of processor IP, standard products, and the supporting software ecosystem

GR712RC Dual-Core LEON3FT Processor



50 project wins and 50 projects in evaluation as of Jan 2017





- TowerJazz 180 nm CMOS technology: Ramon RadSafe cell library
 - TID 300 Krad(Si); SEL: LET > 118 MeV/cm2/mg; 1.8V core, 3.3V I/O voltage
- Power consumption (typical): 15 mW / MHz (dual core, MMU, FPU)
- Dual Core LEON3FT Fault-tolerant processor (SMP)
 - 32 KiB cache with 4 parity bits per word
- CQFP240, 0.5 mm pitch, 32x32 mm, hermetically sealed
- Assembly by HCM/SERMA in France





Next step - Quad-Core LEON4FT

Architecture - designed for multi-processing

- System-on-chip
 - 4 x LEON4 fault tolerant CPU:s with MMU, FPU
 - 16+16 KiB Level-1 I+D cache, separate per CPU
 - 2048 KiB Level-2 cache, shared between CPUs
 - PLLs for clock generation
 - SDRAM memory controller with EDAC and scrubbe
 - PROM memory controller with EDAC
 - Communication interfaces
- Targeting general-purpose payload processing.
- Separated debug subsystem
 - Tracebuffers for on-chip bus and processors
 - Allows continuous read-out of trace data
 - Special instructions for instrumentation
 - Filtering on device before entering buffers
- Extended to support A(S)MP operation
 - Duplication of functionality (IRQ ctrl, timers, ...)
 - Peripheral memory ranges spaced further apart
- Peripheral units capable of DMA connect to L2 cache and external memory through IOMMU
- Remote boot through SpW RMAP, PCI
- Improved processor control interfaces for processor core stop/(re)start without device reset (Si rev 1)





GR740 - Quad-Core LEON4FT Processor COBHRM

European Next Generation Microprocessor development

- ESA's Next Generation Microprocessor (NGMP)
- Quad-core LEON4FT rad-tolerant SoC device
 - 4x LEON4FT with dedicated FPU and MMU
 - 128 KiB L1 caches connected to 128-bit bus
 - 2 MiB L2 cache, 256-bit cache line, 4-ways
 - 64-bit SDRAM memory I/F (+32 checkbits)
 - 8-port SpaceWire router with +4 internal ports
 - 32-bit 33 MHz PCI interface
 - 2x 10/100/1000 Mbit Ethernet
 - Debug links: Ethernet, JTAG, SpaceWire
 - MIL-STD-1553B, CAN 2.0B, 2 x UART
 - SPI master/slave, GPIO, Timers & Watchdog
- ST 65nm bulk CMOS process
- LGA625 / CCGA625 package
- Rated 250 MHz. Power consumption (including I/O) at 40°C:
 - 4x CPU: 1.85 W (1700 DMIPS)
- Current work to develop flight model.
- Differences for FM silicon to be listed in v1.7 of the user's manual
 - Backward incompatible change: Boot interface via interrupt controller
- See: <u>http://gaisler.com/gr740</u> for technical note on validation and latest set of documentation.

GR740-XX





GR740 updated schedule



As of 18 October 2017

<u>GR740</u>	<u>Status</u>	<u>Milestone</u>	Comments		
Phase 2 CCN-1 - redesign	done	2017 July	netlist delivered		
Phase 2 CCN-1 - layout		2017 Sep	ongoing		
Phase 3a – contract signature		2017 Oct	In negotiation		
Phase 3a – new silicon tapeout		2017 Nov			
Phase 3a – new silicon validation		2018 Feb			
Phase 3a – new prototype part delivery		2018 Feb			
Phase 3b – contract signature		2018 Jan	pending approval		
Phase 3b – space level assembly		Q1 2018			
Phase 3b – space level screening		Q3 2018			
Phase 3b – space level qualification		Q4 2018			
Phase 3b – space level flight part delivery		2018 Dec	QML-V/Q equivalent		
Phase 3b – space level qualification approval		2019 Dec	QML-V/Q		
CESA CRYMDSTYRELSEN Swedish National Space Board	Cobham Gaisler AB				
European Space Agency Agence spatiale européenne	life.au	gmented			

GR716 – LEON3FT Microcontroller Evaluation kits in Q2 2018

European microcontroller development



- 16-bit instruction set support to improve code density
- Floating Point Unit. Memory protection units
- Non-intrusive advanced on-chip debug support unit
- External EDAC memory: 8-bit PROM/SRAM, SPI, I2C
- SpaceWire interface with time distribution support, 100 Mbps
 - LVDS Driver and Transmitter
- MIL-STD-1553B interface •
- CAN 2.0B controller interface .
- PacketWire with CRC acceleration support
- Programmable PWM interface .
- SPI with SPI-for-Space protocols ۲
- UARTs, I2C, GPIO, Timers with Watchdog .
- Interrupt controller, Status registers, JTAG debug, etc. ۲
- ADC 11bits @ 200Ksps, 4 differential or 8 single ended
- DAC 12bits @ 3Msps, 4 channels
- Multi-channel DMA controller
- External ADC/DAC controller .
- Mixed General purpose inputs and outputs •
- Power-on-Reset and Brown-out-detection
- Temperature sensor, Integrated PLL
- On-chip regulator for 3.3V single supply
- 132 pin QFP, 24 mm x 24 mm
- FM partially funded. Current outputs are prototypes and eval board.



OBHAM



LEON3/LEON4: RTG4 evaluation bitfiles

Pre-built evaluation FPGA configurations



- LEON3 / LEON4 configuration bitfiles available from: <u>http://gaisler.com/LEON-RTG4</u>
- Users program bitfiles directly onto their Microsemi RTG4 Development Kits
- RTG4_ES and RTG4 PROTO at 50 MHz.
- GRMON2 evaluation version support
- No cost, no registration
- Example bitstreams unsuitable for flight

- LEON3 designs:
 - LEON3 SPARC V8 32-bit Processor
 - Dual-core and quad-core
 - ES and PROTO devices
 - GRFPU High performance or low area
 - L2CACHE Level-2 cache controller
 - Timers, interrupt controller, UARTs, JTAG debug
- LEON4 design:
 - LEON4 SPARC V8 32-bit Processor, quad-core
 - L4STAT LEON4 statistics unit
 - L2CACHE Level-2 cache controller
 - GRFPU High-performance IEEE-754 Floating-Point Unit
 - Timers, interrupt controller, UARTs, JTAG debug

GR712RC First Flights

COBHAM

GR712RC Dual-Core LEON3FT processor

MASCOT asteroid lander, launched 3rd of December 2014 on Hayabusa-2 (JAXA)

http://2013.spacewireconference.org/downloads/SpW2013ProceedingsFinal.pdf





CaSSIS (Colour and Stereo Surface Imaging System) launched 14th of March 2016 on ExoMars 2016

www.cassis.unibe.ch

CYGNSS (Cyclone Global Navigation Satellite System), eight satellites launched 3rd of December 2016

https://www.nasa.gov/cygnss







LEON3FT processor in CubeSats

CubeSats using LEON3FT technology

NEA Scout

- Marshall Space Flight Center/JPL/LaRC/JSC/GSFC/NASA
- Near Earth Asterioed Scout
- JPL SPHINX GR712RC
- JPL IRIS radio LEON3FT IP
- Lunar Flashlight
 - JPL / NASA
 - Map Polar Surface Ice, search for ice in lunar craters
 - BCT XACT LEON3FT IP
 - JPL SPHINX GR712RC
 - JPL IRIS radio LEON3FT IP
- BioSentinel
 - NASA Ames Research Center
 - BCT XACT LEON3FT IP
 - MODAS Space Dynamics Lab UT699 –
 - JPL IRIS radio LEON3FT IP TBD
- MarCO
- JPL / NASA
- Mars telecom Relay Demo
- InSight insertion real-time Mars relay
- BCT XACT / XB1 Bus LEON3FT IP
- CuSP
- SwRI / NASA / GSFC / JPL
- CubeSat mission to study Solar Particles
- JPL IRIS radio LEON3FT IP
- SwRI SATYR **GR712RC**
- Southwest Deep-Space Explorer (SDX-6)
- JUMPER
 - JPL NASA / SwRI, LASP
 - JUpiter MagnetosPheric boundary ExploreR
 - SwRI SATYR GR712RC
 - JPL IRIS radio LEON3FT IP















LEON3FT processor in CubeSats

CubeSats using LEON3FT technology

Inspire •

- JPL / NASA
- Interplanetary Nano-Spacecraft Pathfinder in Relevant Environment
- JPI_IRIS radio I FON3FT IP
- LunaH-Map ٠
 - JPL / NASA / ASU
 - Lunar Polar Hydrogen Mapper
 - BCT XACT LEON3FT IP
 - JPL IRIS radio LEON3FT IP
- Lunar IceCube
 - Morehead State University, NASA GSFC
 - BCT XACT LEON3FT IP
 - JPL IRIS radio LEON3FT IP
- ORS Tech 1, ORS Tech 2 •
 - JHU/APL
 - LEON3FT IP
- Space Dynamics Labs Pearl platform ٠
 - Picosatellite Exo-Atmospheric Research Laboratory
 - Multicore LEON3FT SBC 25 to 266 MHz
 - SDL Modular Avionics System (MODAS) SBC
- Blue Canyon Technologies FlexBus / XB spacecraft bus •
 - XACT LEON3FT IP
 - S5 AFRL

10

- ACSENT AFRL
- ravan Jhu/Apl
- PlanetiQ 1-12 PlanetiQ
- CubeRRT Ohio State, NASA
- CSIM FD University of Colorado
- TEMPEST-D Colorado State, JPL
- HaloSat University of Iowa / NASA
- MinXX University of Colorado, NASA





















COBHAM

Cobham



- Primarily used with GR-CPCI-GR740 board
- Users now immediately start using all cores (different case than GR712RC)
- Different starting points for multi-core:
 - Start with bare-C images or Leap to using SMP Linux
 - RTEMS with AMP configurations Part of this group expected to transition to RTEMS-SMP
 - VxWorks (already SMP capable since 6.7)
- Flight and development board at customers



ESA Compact Reconfigurable Avionics – Data Handling Core





"Adopting SpaceVPX at Los Alamos", Rob Merl and Paul Graham, MAPLD2017

www.Cobham.com/Gaisler

Software ecosystem

Toolchains, OSs, runtimes, tools

- Available free open-source compilers and kernels:
 - BCC: GNU GCC compiler with LEON BSP, for standalone applications
 - BCC2: LLVM & GNU GCC compiler, for standalone applications
 - RTEMS: "Real-Time Executive for Multiprocessor Systems"
 - Linux 2.6 4.9
- LEON port and BSP for commercial operating systems:
 - VxWorks 6.x/7.x
 - ThreadX-5.0
- Ada support: Toolchain from AdaCore (F)
- RTEMS 4.8 EdiSoft and in-house variants at various companies
- Other OSs/environments already ported to LEON include: PikeOS, XtratuM, ...

WIND RIVER

THREAD 🗙

• Tools: GRMON debugger, Eclipse IDE available, TSIM2 and GRSIM Simulators



RTEMS







Software ecosystem

Operating systems, verification

- Goal: You can pick any available software environment for any LEON device
- Limitations exist:

Software	UT699(e), UT700, GR712RC	GR740	GR716	SSDP	LEON3/4 generic
BCC / BCC2	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
RTEMS	\checkmark	\checkmark	X	\checkmark	\checkmark
Linux	\checkmark	\checkmark	X	\checkmark	√ (MMU)
VxWorks	\checkmark	\checkmark	X	\checkmark	\checkmark
ThreadX	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark

- Drivers: Provided by Gaisler as-is. Qualified drivers at customers
- Software V&V: Heavy use of TSIM2 simulator for code coverage analysis
 - GR740 and beyond have specific instructions for instrumentation used together with trace buffer filtering to get execution traces in real time.

Toolchains update



BCC2, GCC updates, VxWorks 7, RTEMS 5, Linux 4.9

- BCC2, new bare-metal toolchain released in may 2017:
 - LLVM-4.0 support (first LLVM toolchain from CG)
 - New backend for LEON-REX 16-bit ISA (GR716)
 - Relies on Binutils for linking
 - Uses assembler and compiler from LLVM
 - GCC-4.9
 - C11 & C++11 support
 - Newlib 2.5.0
 - multi-core ASMP support in BCC run-time (GR740, GR712RC)
 - BCC run-time reworked to improve interrupt latency and lower footprint (GR716)
- Long-term GCC-7.2 toolchain support for LEON, will be used for:
 - RTEMS-5.1
 - VxWorks 7
- VxWorks 7 release in October 2017.
- RCC-1.3 (RTEMS-5) second pre-release in October 2017. Including new GR740 BSP with SMP support funded by ESA.
- Linux 4.9 LTS release in October 2017.

Software outlook



• TSIM3

- multi-core simulator, improved configuration, replaces GRSIM and TSIM2.

LLVM LEON backend support

- Planned continued collaboration with ESA. Planned for RCC-1.3 (RTEMS-5)
- Targeted optimizations for GR712RC and GR740

• BCC2 updates

-GCC 7.2

• GRMON-GUI available in 2018.

¥												
File Edit Run Window Help												
	1 Registers \$2	Sustern			n	C 💌 🖂	11 (44		W Benisters	n] 8		2 6 7 9 B
		/ 5/54cm		Monitors		00 : 0x0 chiev lot		law Penderings	Name		Her	Decimal
* 10 CR740		a. 🔤 e		-	Addror	0 - 3	4 . 7	8 . 8 . C ()	b 100 four		THEA	Decinar
	Name	Hex	Decimal	+ 0x00	00000	000 000000	00000000	00000000 4	- sist ipu		00001204	4766
* (p+ cpub (step)	▼ grspw0				000000	10 A148000	2988888	81052390 4	in pc		00001294	4750
	▶ ctrl	c0010004	3221291012		000000	20 A148000	29000088	81052390 /	one tipe		00001298	4760
P @P (put (step)	♥ status	00400000	4194304		00000	30 A148000	2988888	81C5239C #	miw see		00000020	32
 cpuz (step) 	21:23 ls	2	2	U	000000	40 A148000	2900088	81C5239C /	 iiii psr 		T39000e1	408630085
= 0x00001294	9 ap	0	0		000000	2900001	1 81052118	81E00000 €	onor y		00000000	0
cpus (step)	8 ee	0	0		000000	60 A750000	29000011	81C52154 /	 MH DY 		00000830	2268
* Gr RTEMS	7 ia	0	θ		00000	70 A148000	9 29000B8	81C5239C /	5151 g0		00000000	0
IDLE [cpu0] (Step)	4 pe	0	0		000000	A148000	2900088	81C5239C /	1111 g1		0000128c	4748
IDLE [cpu1] (Step)	3 de	0	θ		000000	90 A148000	0 290000B8	81C5239C /	5151 g2		00032a0c	207372
🕨 🧬 IDLE (Step)	2 er	0	0		000000	A148000	29000B8	81C5239C /	VIII g3		00032a08	207368
🔻 🧬 UI1 [cpu2] (Step)	1 ce	0	θ		000000	A148000	8 29000B8	81C5239C	1111 g4		00032a0c	207372
0x00001294	0 to	0	0		000000	A148000	2900088	81C5239C /	VW 95		00000000	0
	▶ defaddr	000000fe	254		000000	A148000	9 29000088	81052390 4	1111 g6		000345c0	214464
	▶ clkdiv	00002727	10023		000000	A148000	20000088	81052390 /	IIII g7		00000000	0
	► dkey	00000000	θ		000000	A148000	29000000	81052390 /	111 oO		0002f400	193536
	h denn	00000000							10 nt		0000003	1.
Disassembly 23	Л			CPU Rei	isters 23		æ :		EI CPU Regi	sters 23		
						coull	· · ·				×	
00011200 sthl Mk100276001, Vo0 -finite- 00001190 cv001190 cr11102 00001190 cv018, Vo10, Vo0 -finite- 00001190 cv108, Vo10, Vo0 -finite- 00001190 cv018, Vo10, Vo0 -finite- 00001201 tv01, Vo10, Vo10, Vo0 -finite- 00001201 tv01, Vo10, Vo10, Vo010, Vo10, Vo00, Vo0				0: 0003 1: 0001 2: 0000 3: 0003 4: 0003 5: 0002 6: 0003 7: 0001 psr f3900 pc 00002	2350 00032a00 00 118 0003d88 00 00027780 00 2418 00032a14 00 250 00032a14 00 1250 00032a14 00 1250 00032a10 00 1250 00022400 00 wm 1003 00000040 wm 1003 00000040 7704 1da [%sp] 0	000000 00000 03/d80 0000 032a00 00032 039350 00032 03cc00 00032 03cbf0 00000 03/d40 00034 018918 00000 tbr 0000008a0 r19 0x1, %g0	9960 7700 ed94 2408 2406 2406 9000 9100 9000 9000 9000 9000 9000 90	fffffc <pwdloop+0></pwdloop+0>	0: 60034: 1: 00040; 2: 00032; 3: 000001 4: 00039; 6: 00040; 7: 00016; 7: 00016; 95r 139000 pc 000012; npc 000012	a38 f3000fc1 6 da0 0001d1c0 6 da0 0001d1c0 6 da0 0001d1c0 6 f30 00000c1 0 f30 0000000 6 d30 0000000 6 vim vim bel 0000020 f34 call 0x00 cal 0x000 cal 0x00 cal 0x00	00021400 00000000 0000000 000128c 0000000 000128c 0000000 000128c 0000000 0000128c 0000000 0000128c 0000000 0000000 0000000 00000000 0000000 00000000 thr 00000000 020000000 00000000 020000000 00000000 020178 x1C0, %00	y 00000000 <init+8> <init+12></init+12></init+8>
Console 🔊 Terminal 🕴			6) # Iii G	al 6 6 🌮	🗢 🗖 🍠 Ter	minal 1 83				🗢 👪 👘 🕞 🚮	0 0 🖉 " 🗆
Constraint Ann II Formar Jonn Fru B. Power down mode Fru B. Power down mode Fru B. Power down mode fru J. Power down mode fru J. Power down mode grmon-step grmon-step grmon-step formation mode formation step formation step	:+4>					© (1 5: 6: 7: psr: pc: npc:	0/18/17 10:12 / 0002F7C8 0003DDA0 0001F25C F39000E3 000027D4 000027D4	MI) (10/18// 00032800 00032800 0 00002F400 0 wim: 00000040 mov 0, %asr1 lda [%sp]	710:22 AM) 53 0003CBF0 0 0003DD40 0 00018918 0 0 tbr: 000 9 1, %g0	0000000 0034100 0000000 0008880 y: FFF	FFFFC	
grmon2>						grmor	2>					
Connected - Encoding: Default (ISO-8859-1)												

Software outlook

GRMON-GUI

- Graphical hardware debugger for LEON available in 2018 Q1.
- Built on state of the art Eclipse TCF technology used/maintained by leading embedded vendors WindRiver and Xilinx
- Responsive user interface:
 - fetching only target data displayed in GUI
 - Eclipse closely interfaced to target HW (no GDB in background)
 - new caching architecture
 - GRMON optimized for processors used in space (AT697, GR712RC, GR740, ..)
- Provides same functionality as GRMON CLI plus Graphical UI
- Integrated with CLI, execution control via CLI or GUI or mix (single-step, breakpoint, ...)
- Targets custom GRLIB ASICs, existing LEON chips and non-CPU systems
- Multi-core support. User extensible by means of eclipse plug-ins and Tcl scripts emoin ADCSS 201
- GUI features in short:
 - Execution threads and CPUs view (RTEMS/VxWorks/BCC)
 - Dissassembly view, System view (info sys), I/O register view (info reg)
 - Optimized LEON register view
 - VT100 Tcl terminal view with tab-completion, history, etc.
 - Application terminal (UART tunnelling) view





Hardware outlook



- GR740 FM availbility
- GR716 prototype development kit
- Hardware design / IP library:
 - Architectural improvements/extenions/upgrades
 - SPARC32 line continues with the LEON5
 - New IP: High-speed serial link, memory controller, accelerators
 - HPP/GPP track vs. uC track
 - IP certifications

• "GR745": GR740 design plus the following enhancements:

- Architectural improvements for higher compute performance
- Extended support for time and space partitioning
- More efficient virtualization support, hypervisor mode in HW
- Move to DDR2/3/4 memory for performance and capacity
- High-speed serial interfaces (SpFI / SRIO)
- Flipchip packaging for improved pin count and signal integrity
- HW+SW: Trace solutions







THANK YOU FOR LISTENING!