



STATIC LINEARITY TEST FOR RADIATION EFFECTS CHARACTERIZATION OF AN 18-BIT SAR SERIAL IO COTS ADC: ANALOG DEVICES AD7982

Ph. D. Sonia Vargas-Sierra
F.J. Galnares
M.A. Jalón
Alter Technology

Ph. D. Eduardo Peralías
**Microelectronic Institute of Seville
(IMSE-CNM)**



OUTLINE



- ❑ INTRODUCTION
- ❑ SINEWAVE HISTOGRAM TEST METHOD
- ❑ IMPROVED ALGORITHM BASED ON AN INL MATHEMATICAL SEGMENT MODEL
- ❑ EXPERIMENTS
 - DEVICE UNDER TEST
 - SET-UP FOR MEASUREMENTS
 - RESULTS AND METHODS COMPARATION
- ❑ CONCLUSIONS

OUTLINE



❑ INTRODUCTION

❑ SINEWAVE HISTOGRAM TEST METHOD

❑ IMPROVED ALGORITHM BASED ON AN INL MATHEMATICAL SEGMENT MODEL

❑ EXPERIMENTS

DEVICE UNDER TEST

SET-UP FOR MEASUREMENTS

RESULTS AND METHODS COMPARATION

❑ CONCLUSIONS

INTRODUCTION



Space Industry

Key elements in New Space: Time and Cost

COTS

Rapid and Simple Adaptation of COTS to Space Systems



INTRODUCTION



Space Industry

Key elements in New Space: Time and Cost

COTS

Rapid and Simple Adaptation of COTS to Space Systems

High Resolution Analog to Digital Converter (ADC)

Standard Methods?

INL and DNL measurement using the Histogram Method

DRAWBACKS

- Large number of samples
- Sufficiently linear input source

✓ Very Precise Results

New methods for number of samples and input linearity relaxing

OUTLINE



□ INTRODUCTION

□ SINEWAVE HISTOGRAM TEST METHOD

□ IMPROVED ALGORITHM BASED ON AN INL MATHEMATICAL SEGMENT MODEL

□ EXPERIMENTS


DEVICE UNDER TEST

SET-UP FOR MEASUREMENTS

RESULTS AND METHODS COMPARATION

□ CONCLUSIONS

SINEWAVE HISTOGRAM TEST METHOD



$$P(k) = \frac{S(k)}{\sum_{k=z_d}^{z_u} S(k)}, \quad k \in [z_d, z_u]$$

$$Q(k) = P(z < k) = \sum_{z=z_d}^{k-1} P(z), \quad k \in [z_d + 1, z_u]$$

$$t_k = C - A \cos(\pi Q(k)), \quad k \in [z_d + 1, z_u]$$

$$INL(k) = \frac{t(k) - l(k)}{LSB}, \quad k \in [z_d + 1, z_u]$$

$$DNL(k) = INL(k + 1) - INL(k) = \frac{t(k+1) - t(k)}{LSB} - 1, \quad k \in [z_d + 1, z_u - 1]$$

OUTLINE



□ INTRODUCTION

□ SINEWAVE HISTOGRAM TEST METHOD

□ IMPROVED ALGORITHM BASED ON AN INL MATHEMATICAL SEGMENT MODEL

□ EXPERIMENTS

DEVICE UNDER TEST

SET-UP FOR MEASUREMENTS

RESULTS AND METHODS COMPARATION

□ CONCLUSIONS

IMPROVED ALGORITHM BASED ON AN INL MATHEMATICAL SEGMENT MODEL



Based on **three main factors**:

- The amount of truly independent error sources contributing to linearity errors is much lower than the number of code bins to be tested.
- All sampled codes are valid to estimate the ADC parameter, as the noise is rejected by the algorithm itself.
- INL accept a mathematical segment model: SAR, Pipeline and Cyclic ADCs present such kind of segmented non-linearity pattern error.

IMPROVED ALGORITHM BASED ON AN INL MATHEMATICAL SEGMENT MODEL



Example: ADC of N=18 bits of resolution with segmentation $r_M=8$, $R_I=7$, $R_L=3$ bits

Output Code Z can be written in terms of three subcodes:

$$Z \equiv \{b_{17}, b_{16}, \dots, b_1, b_0\} \equiv \{b_{17}, b_{16}, \dots, b_{11}, b_{10}\} || \{b_9, b_8, \dots, b_4, b_3\} || \{b_2, b_1, b_0\}$$

$Z_M = \{b_{17}, b_{16}, \dots, b_{11}, b_{10}\}$, as the Most significant code

$Z_I = \{b_9, b_8, \dots, b_4, b_3\}$, as the Intermediate significant code

$Z_L = \{b_2, b_1, b_0\}$, as the Least significant code



INL can be expressed as sum of three functions:

$$INL(Z) = f_M(Z_M) + f_I(Z_I) + f_L(Z_L), \quad Z \in [1, 2^N - 1]$$

$f_M(.) =$ discrete function of $(2^{N_M}-1)$ values \longrightarrow 255 parameters

$f_I(.) =$ discrete function of $(2^{N_I}-1)$ values \longrightarrow 127 parameters

$f_L(.) =$ discrete function of $(2^{N_L}-1)$ values \longrightarrow 7 parameters

INL is determined only by 255+127+7 = 389 parameters

OUTLINE




- ❑ INTRODUCTION
- ❑ SINEWAVE HISTOGRAM TEST METHOD
- ❑ IMPROVED ALGORITHM BASED ON AN INL MATHEMATICAL SEGMENT MODEL
- ❑ EXPERIMENTS
 - DEVICE UNDER TEST
 - SET-UP FOR MEASUREMENTS
 - RESULTS AND METHODS COMPARATION
- ❑ CONCLUSIONS

EXPERIMENTS: SETUP FOR MEASUREMENTS



Setup:

- PCB Board
- Programmable Power Supply
- Analog ATE Applicos ATX7006




EXPERIMENTS: SETUP FOR MEASUREMENTS



PCB Board:

- XFET reference (ADR435)
- 2 low noise, low distortion and rail-to-rail op amps (AD4841)
- Set at midscale by the use of a reference voltage divider buffered by a rail-to-rail, high speed and fast settling amplifier (AD8031)



EXPERIMENTS: SETUP FOR MEASUREMENTS



Analog ATE: Applicos ATX7006

- Fully integrated data converter test solution with very high accuracy, low noise and fast sampling features for low speed high accuracy testing to high speed medium accuracy testing.
- Fully synchronization exists between wave generators and the digital capture module.
- The analog test signal was generated using the AWG22 module which is a 22-bit Arbitrary Waveform Generator (AWG). The update rate is DC-2Msps with a bandwidth of DC-500kHz. Analog signal of 1kHz comes out filtered by a 4-pole 12-kHz Butterworth LP filter integrated in AWG.
- Digital module DIO captures with a depth of 4Mx24-bits serial words. The data capture rate is DC-50MHz.




EXPERIMENTS: RESULTS AND METHODS COMPARATION



Histogram test


$36 \times 2^{22} = 151$ millions samples, no socket



EXPERIMENTS: RESULTS AND METHODS COMPARATION




Improved method test based in Chen model
 $1 \times 2^{22} = 4.2$ millions samples, no socket



EXPERIMENTS: RESULTS AND METHODS COMPARISON




Comparison between methods when using the
same amount of samples, no socket



EXPERIMENTS: RESULTS AND METHODS COMPARISON




Comparison between methods against PCB configuration changes (digital supply filtering), no socket



EXPERIMENTS: RESULTS AND METHODS COMPARISON



Comparison between results of the improved method
with and without using socket



OUTLINE



- INTRODUCTION
- SINEWAVE HISTOGRAM TEST METHOD
- IMPROVED ALGORITHM BASED ON AN INL MATHEMATICAL SEGMENT MODEL
- EXPERIMENTS
 - DEVICE UNDER TEST
 - SET-UP FOR MEASUREMENTS
 - RESULTS AND METHODS COMPARATION
- CONCLUSIONS

CONCLUSIONS



1. In high resolution ADCs, performing linearity test using the standard histogram method implies obtaining a large number of samples per code in order to average the measurement noise.
2. This leads to long test time which involve high test costs. Space applications nowadays are trending to the use of COTS devices for cost saving purposes. This is aligned with a reduction in the cost of testing such COTS components.
3. The present work has shown that it is possible to reduce the cost of the linearity test reducing the number of necessary samples. This is done by improving the noise averaging efficiency by using the very accurate input signal information dismissed in the accumulation of the histogram, redistribute the contribution of noise average to all samples and taking care of the high dependence behavior of segmented architectures of some types of high resolution ADCs.



THANK YOU!