



## A NASA GN&C Viewpoint on On-Board Processing Challenges to Support Optical Navigation & Other Autonomous GN&C Critical Functions

#### 25 February 2019

Cornelius J. Dennehy NASA Technical Fellow for GN&C NASA Goddard Space Flight Center <u>cornelius.j.dennehy@nasa.gov</u> +1 240.687.9077 Aron Wolf NESC GN&C Technical Team Deputy Jet Propulsion Laboratory <u>aron.a.wolf@jpl.nasa.gov</u> +1 818.354.6917

European Workshop on On-Board Data Processing (OBDP2019) 25-27 February 2019 ESA/ESTEC Noordwijk, The Netherlands

#### **Presentation Overview**



- Acknowledgements
- Introduction
  - Presentation Objective
  - Autonomous GN&C Drivers for High Performance On-Board Computing
- Some Current NASA Use Cases of Optical Navigation
  - OSIRIS-REx Asteroid Sample Return
  - Restore-L Spacecraft Servicing Example
  - Mars 2020 Entry, Decent, and Landing (EDL) Example
  - Europa Lander Example
- Two Current NASA On-Board Computing Solutions Paths
  - SpaceCube Reconfigurable Multi-Processor Platform
  - High Performance Computing (HPC) Technology Development Initiative
- Summary





The authors would like to express their gratitude up-front to the following individuals for their significant contributions to this workshop presentation:

> Andrew Johnson Dave Lorenz Bo Naasz David Petrick Wesley Powell Ben Reed Rafi Some





## Introduction



Our objective is to provide our colleagues that are architecting, designing and developing the next generation of space qualified flight processors our view of the landscape from a big-picture purely GN&C view of the world. There is a critical need to modernize onboard computing capabilities to support higher levels of GN&C Autonomy. In our view improved spaceflight computing means not only enhanced computational performance, energy efficiency, fault tolerance, but also ease of programming, affordability, reconfigurability, and availability. All in the right balance.

System-level autonomy will be required to enable multiple NASA missions: Autonomous GN&C provides the foundational situational awareness and mission management capabilities *What time is it? Where am I ? How do I maneuver to get to my destination?* 



Humans to Mars/Mars Moons (including surface mobility)



#### "Autonomy": Where Does GN&C Fit?





### Two Stretch Goals for Which Autonomous GN&C Will Be Required



#### Robotic Science Mission Stretch Goal:

Capability for autonomous rendezvous, proximity operations, and scientific interactions (e.g. sampling) with unknown, uncharacterized and uncooperative natural body targets of interest at deep space distances without reliance on Earth support

#### Human Spaceflight Stretch Goal:

Capability for autonomous in-space assembly and servicing of crewed vehicles, power and propulsion modules, long term habitats, multi-purpose space platforms in cislunar and deep space regimes

Building Autonomous GN&C Capabilities will Enable Robust and Reliable NASA Science and Exploration Missions <u>Anytime/Anywhere</u>

High Performance On-Board Computing is Required for this level of envisioned Autonomous GN&C Functionality

### Selected Critical Functional Elements of Autonomous GN&C



- Sensor Technologies (Inertial, Optical, RF (e.g., GNSS), etc.)
- Onboard Realtime System State Estimation
- Onboard Multi-Sensor Data Fusion
- Onboard Navigation (both relative and absolute)
  - Terrain-Relative Navigation
  - Hazard Detection and Avoidance (HDA)
- Onboard Optimization for path/trajectory planning
- Agile maneuvering
- GN&C Fault Management
- Embedded vehicle/component sensors and instrumentation (and associated data processing algorithms) for vehicle/subsystem health monitoring
- GN&C Diagnostics/Prognostics for onboard trending and health/performance situational awareness
- End-to-End Simulation and Modeling
- Autonomous GN&C System Verification and Validation Testbed Development
- Next-Generation Actuator Technologies

High Performance On-Board Computing is Required for Executing these Autonomous GN&C Functions Key Factors that <u>All</u> Need to be Balanced for a Next Generation Flight Processor





\* Radiation tolerance/radiation hardness is included here

### Performance vs Power Space Has Been Surveyed for CPU, DSP and FPGA based Processors

Table 1         CPU-based processors for space with rad-hard (RH) and rad-tolerant (RT) devices							This excellent study has		
Device	Process node	CPU frequency	DMIPS	Power dissipation	Radiation	n toleranc	e		processor architectural trades
RT RAD750 (BAE Systems)	0.25 $\mu$ m radiation- tolerant	110–130 MHz	PowerPC 260 at 133 MHz (80 MFLOPS)	14 W at TID: 133 MHz latch	200 krad (Si); SEU -up immune	:<1.6 · 1	0 <sup>-10</sup> err/bit	day;	between CPUs, GPUs, DSPs, and FPGAs
RH RAD750 (BAE Systems)	0.15 µm radiation- hardened	200 MHz	400 at 200 MHz	14 W at TID: 133 MHz latch	1 Mrad (Si); SEU:	<1.6 · 10	<sup>-10</sup> err/bitd	ay;	
SCS750 SBC (3 PPC750FX) (Maxwell)	0.13 µm SOI (TRP)	400–800 MHz	1800 at 800 (200 at 400 ====		Ta	able 2 D	SP-based pro	ocessors (space-gra	de and COTS)
RAD5545 64-bit four-core (BAE Systems)	45 nm SOI	TBD	5200 MS (3700 MFL Xenti	e 3/SSDP (TAS-I and Rec um DSPs)	ore, LEON2 + $2/4$	node, 90	nm frequen 80 MH	rev dissipation, W z 1.5 (min)	GFLOPS Radiation tolerance TBD TBD
AT697E SPARC V8 (Atmel)	$0.18~\mu{ m m}$ CMOS	H 100 MHz	ardcore LEO TI SN 86 at 100 N TI 66	IV320C6727B (C67x + AK2H12 SOC (four-cor	single-core VLIW DS e ARM Cortex-	P) 130 28	<ol> <li>250 MF</li> <li>1.4 GH</li> </ol>	Iz TBC	<ul> <li>1.5 TID 100 krad (Si) and SEL immune up to LET = 117 (MeV · cm<sup>2</sup>)/mg</li> <li>160 Commercial device, not characterized for</li> </ul>
TSC695F SPARC V7 (Atmel)	$0.50 \ \mu m \ SOI$	10-25 MHz	20 at 25 M MAC	+ eight-core C66x DSP) SPACE RC64 Manycore	e (GR712RC dual-core	65	5 300 MF	Iz 10	radiations 38 Targeting space (300 krad TID and SEL immune)
GR712RC dual-core SOC (RamonChip)	180 nm CMOS	100 MHz	140–200 D ==================================	N3 + 64x CEVA X1643	DSP cores)				
GR-PCI-XC5 V SPARC V8	65 nm	50 MHz	Softcore LEON 70 DMIPS (50 MFLOPS)	TBD RH t	oy design (Virtex5Q	V toleran	ce)		
LEON3FT-RT3PE on RT Pro ASIC3 (Gaisler, Actel)	130 nm	20-25 MHz	20 DMIPS	0.2 W TID:	15-25 krad (Si); SH	EU: >6 (N	$MeV \cdot cm^2)$	/mg;	
Tionstes (Gaisiei, Actel)		Table 3       FPGA-based processors (space-grade and COTS)							
P4080 Board		FPGA		Logic	Memory	DSPs	Power	Technology	Radiation tolerance
Intel Atom I Mk board High reliable processor board (Airbus, SPARC V8 LEON4, Virtex-5 I/O, PikeOS) GR740 (four-core LEON4FT+2 FPU) OCE E698PM (RH, four-core 32-bit SPARC v8, MAC/UMAC DSP 64-bit double precision FPU)		Xilinx Vir	tex-5QV	81,920 LUT6	596 RAMB16	320	5–10 W	65 nm SRAM	SEE immune up to LET 100 MeV/(mg · cm <sup>2</sup> ) and 1 Mrad (Si) TID
		Microsem	i RTG4	151,824 LE	5.3 Mbit	462	1–4 W	65 nm flash	SEE immune up to LET 110 MeV/(mg $\cdot$ cm <sup>2</sup> ) and TID > 100 krad
		Microsemi ProASIC3 Microsemi RTAX		35,000 LE 4 million gates	0.5 Mbit 0.5 Mbit	120	~2 W TBD	130 nm flash 150 nm antifuse	40 krad TID = SEL immune up to 117 MeV/(mg · cm <sup>2</sup> ) and 300 krad TID
		ATMEL A	TFEE560	$(\sim 57,000 \text{ EO } 1)$ 560,000 gates	0.23 Mbit		TBD	180 nm SRAM	SEL immune up to 95 MeV/(mg $\cdot$ cm <sup>2</sup> )
		NanoXplo	re NG-MEDIUM	34,272 LUT4	56 RAMB48	112	TBD	65 nm SRAM	SEL immune at 60 MeV/(mg $\cdot$ cm <sup>2</sup> ) and 300 krad TID
		Xilinx Zyı Microsem	nq7000 SOC i SmartFusion2 SOO	277,400 LUT6 146,124 LE	1510 RAMB18 4.5 Mbit	2020 240	3−6 W ~2 W	28 nm SRAM 65 nm flash	Not space-qualified Not space-qualified
		Xilinx Zyı	nq Ultrascale+ SoC	523,000 LUT6	70.6 Mbit	1968	TBD	16 nm SRAM	Not space-qualified

#### From Reference 3, George Lentaris, et al





## Some Current NASA Use Cases of Optical Navigation

**OSIRIS-REx/Restore-L** 

Mars 2020/Europa Lander

### **OSIRIS-REx Mission Example**



- Natural Feature Tracking (NFT) capability added late (at CDR) as an alternative, dissimilar, autonomous navigation system to serve as risk mitigation for the baselined GN&C Lidar relative navigation sensors which experienced hardware development challenges
- NFT is an onboard optical navigation system that compares observed images to a set of asteroid terrain models which are rendered in real-time from a catalog stored in memory on the flight computer.
- NFT can perform the necessary autonomous navigation functions in support of Touch and Go (TAG) maneuver
- Was fortunate that the NFT flight software algorithms were able to be accommodated in the baseline OSIRIS-Rex flight computer
- However only 3-4 NFT images can be processed in last few seconds prior to contacting the Bennu asteroid surface due to flight processor computational constraints

#### **OSIRIS-Rex Spacecraft at Bennu**





NFT Feature Matching Depiction

## **RESTORE-L** Mission Example



- Restore-L mission objective is to service (Re-Fuel) the Landsat-7 spacecraft
- Requires high-performance on-board processing capabilities to perform autonomous optical sensor based Relative Navigation (RelNav) functions to enable autonomous rendezvous and proximity operations
- This mission presents the challenge of running complex realtime vision processing algorithms and robot motion control algorithms
- Developing methods to parallel process algorithms to accelerate hardware
- Technologies that make it possible:
  - Relative Navigation Sensor suite (Visible/Infrared cameras and Lidar sensors)
  - Relative Navigation Algorithms (range, bearing, pose estimation)
  - SpaceCube processor

#### Restore-L Servicing Spacecraft in Proximity Operations with the Landsat-7 Client Spacecraft



Even with the relatively high performance SpaceCube accommodating the Restore-L RelNav functions such as GNIFR and FPOSE is challenging. Low margins for these applications.

### What do OSIRIS-Rex and RESTORE-L Have in Common?



- Both OSIRIS-REx and Restore-L employ optical relative navigation algorithms to estimate critical spacecraft dynamic state parameters
- Both have relatively slow, carefully planned step-by-step mission operations cadence at critical event times which is completely unlike Mars/Planetary Entry Descent and Landing (EDL) operations
- Both have built-in contingency and safe abort options allowing for multiple engagements with the asteroid Bennu (OSIRIS-REx) and the Landsat-7 client (Restore-L). Trouble shooting work can be performed in a safe state in between critical engagements.

These types of missions are therefore not ultimate drivers for advanced on-board High Performance Computing (HPC) capability in the way that Mars/Planetary EDL is. These types of missions will however benefit from HPC advancements.

## The Need: Future Human Mars Missions



1976 Vikina

280 x 103 km

-3

-2

-1

\* relative to Mars Orbiter Laser Altimeter (MOLA) Elevation Model

0

## Mars 2020 Terrain Relative Navigation (TRN)



Additional Acknowledgement: Seth Aaron, Hugh Ansari, Paul Brugarolas, Jordi Casoliva, Andrew Johnson, Swati Mohan, Jim Montgomery, Nik Trawny, Geoff Vaughan, others



Terrain Relative Navigation (TRN) used to select safe landing site

Descent images are correlated to onboard map constructed from orbital reconnaissance imagery



#### Mars 2020 Lander Vision System (LVS)



JPL adopted a "Bolt-on" LVS architecture to minimize impact to Flight System Computer

## Vision Compute Element FPGAs



- **HK FPGA (Housekeeping)** 
  - Burn once RTAX 2000
  - Design and V&V complete
  - FPGA installed on flight CVAC

#### VP-E FPGA (Vision Processing – EDL)

- Reprogrammable Virtex-5 (SIRF)
- Design and verification complete
- Final Design Review complete
- Implemented image processing optimizations to speed up LVS time-line
  - Normalize Image:  $\geq$
  - Feature Selection:
  - FFT Correlation:
  - Image Warp:
  - Spatial Correlation:
- 1660 MIPS, 20ms/image
- 7025 MIPS, 4ms/image
  - 5187 MIPS, 740ms/image
    - 3550 MIPS, 134ms/image
    - 6775 MIPS, 457ms/image



ADC ٠

٠

•

٠

•

•

Ethernet

### Europa Lander Concept: Deorbit, Descent and Landing Architecture





## Sky Crane architecture minimizes site alteration and contamination

Envisioned Evolution of GN&C Landing System Capabilities: Controlled => Precise => Safe





#### **Controlled Landing**

- Minimize vertical descent rate and lateral velocity to ensure a soft (or controlled) touchdown
- No knowledge of global position "blind" landing

#### Precise landing - Terrain Relative Navigation (TRN)

- Global navigation through onboard matching of real-time terrain sensing data with a priori reconnaissance data
- Enables efficient maneuvering to minimize landing error and avoid large hazards identified in *a priori* analyses

#### Safe Landing - Hazard Detection & Avoidance (HDA)

- Real-time terrain sensing to identify sites safe from lander-sized hazards that are undetectable in a priori data
- · Enables a hazard avoidance maneuver to the identified safe site
- Can be leveraged for subsequent Hazard Relative Navigation (HRN) similar to TRN







TRL Objectives	Existing TRL	TRL Plan
NDL – Controlled Landing	4/5 (via COBALT)	6
Multi-Mission HDS – Safe Landing	2	4
PL&HA HSPC-based Avionics	2	4
6DOF PL&HA G&N Algorithms	2	5/6

(

![](_page_22_Picture_0.jpeg)

![](_page_22_Picture_1.jpeg)

## Two Current NASA On-Board Computing Solutions Paths

SpaceCube

High Performance Spaceflight Computing (HPSC) Technology Development

### NASA's SpaceCube

![](_page_23_Picture_1.jpeg)

- Small, light-weight, reconfigurable multi-processor platform for space flight applications demanding extreme processing capabilities
- Hybrid processing using FPGA, **CPU, DSP computing nodes with** hardware accelerated computing
- **Currently TRL-7**
- Leverages 10 years of design heritage and operation experience
- **Baselined as Payload Control Computer (PCC) on Restore-L** spacecraft to run complex vision processing algorithms and robot motion control algorithms in real time

#### SpaceCube v2.0

![](_page_23_Picture_8.jpeg)

![](_page_23_Picture_9.jpeg)

#### SpaceCube v2.0 Processor Card 24

Reference: https://spacecube.nasa.gov/Introduction.html

### Restore-L Payload Control Computer (SpaceCube)

![](_page_24_Picture_1.jpeg)

![](_page_24_Picture_2.jpeg)

The PCC enables blended FPGA / FSW system-on-a-chip solutions to facilitate advanced on-board Restore-L payload data processing and control.

![](_page_25_Picture_0.jpeg)

### High Performance Spaceflight Computing (HPSC) Overview

![](_page_25_Picture_2.jpeg)

- The goal of the HPSC program is to dramatically advance the state of the art for spaceflight computing
- HPSC will provide a nearly two orders-of-magnitude improvement above the current state of the art for spaceflight processors, while also providing an unprecedented flexibility to tailor performance, power consumption, and fault tolerance to meet widely varying mission needs
- These advancements will provide game changing improvements in computing performance, power efficiency, and flexibility, which will significantly improve the onboard processing capabilities of future NASA and Air Force space missions
- HPSC is funded by NASA's Space Technology Mission Directorate (STMD), Science Mission Directorate (SMD), and the United States Air Force
- The HPSC project is managed by Jet Propulsion Laboratory, and the HPSC contract is managed by NASA Goddard Space Flight Center (GSFC)

## Key Requirements Summary

![](_page_26_Picture_1.jpeg)

Processor Cores	<ul> <li>HPP Subsystem: 8 ARM 64-bit Cortex-A53 cores with floating point &amp; Single Instruction Multiple Data (SIMD) engine. Performance &amp; power on next slide.</li> <li>Realtime Processing Subsystem (RTPS) with single A53 and dual Cortex-R52 cores</li> </ul>					
Memory Interfaces	<ul> <li>3 DDR3/4: 2 for A53 clusters, 1 for RTPS</li> <li>4 SRAM/NVRAM</li> <li>Enhanced error correction (ECC) to operate through bit upser and whole memory device failures</li> </ul>					
IO Interfaces	<ul> <li>IO Interfaces</li> <li>6 SRIO 3.1, 2 PCIe Gen2 serial IO</li> <li>Ethernet, SpaceWire, TTE, SPI, UART, I<sup>2</sup>C, GPIO</li> </ul>					
Power scaling	Able to dynamically power down/up interfaces via software control	o cores, subsystems, &				
Fault tolerance	Able to autonomously detect errors & log errors, prevent propagation past established boundaries, and notify software					
Trust & Assured Integrity	Trust & Assured Integrity• DMEA-accredited Trusted supply chain• Free of malicious insertions / alterations					
Temperature	-55C to 125C	From Reference 4, W. Powell				

![](_page_27_Picture_1.jpeg)

#### **HPSC Chiplet Performance at Power**

![](_page_27_Figure_3.jpeg)

From Reference 4, W. Powell

![](_page_28_Picture_0.jpeg)

### HPSC Program Chiplet Development Approach

![](_page_28_Picture_2.jpeg)

- Develop Chiplet using Boeing's RHBD 32nm SOI design & fabrication flow, which provides:
  - High-performance library and mixed-signal macros
  - Strategic radiation hardness
  - Single-Event-Effects (SEE) mitigations optimized for power efficiency
  - Assured integrity
- Employ core competencies of team comprised:
  - Boeing Solid-State Electronics Development (SSED)
  - Boeing Secure Computing Solutions (SCS)
  - Boeing Space & Launch
  - USC Information Sciences Institute (ISI)
  - University of Michigan ARM Research Center
- Utilize silicon-proven IP:
  - ARM, Globalfoundries, Synopsys, Praesum, and Uniquify
- Leverage tens of millions of dollars of Government and Boeing investments in related technology areas:
  - DTRA RHBD3, AFRL/NASA NGSP, MAESTRO, DARPA PERFECT, etc.

From Reference 4, W. Powell

### HPSC Use Cases: Rovers and Landers

![](_page_29_Picture_1.jpeg)

![](_page_29_Figure_2.jpeg)

#### The "Lander" is the driving Use Case for HPSC.

The HPSC architecture studies have leveraged Hazard Detection algorithms from NASA's ALHAT Project as benchmarks for future NASA mission computing needs and the development of the HPSC specifications.

### HPSC Use Cases: Rovers and Landers

![](_page_30_Picture_1.jpeg)

#### Compute Needs

- Vision Processing
- Motion/Motor Control
- GNC/C&DH
- Planning
- Science Instruments
- Communication
- Power Management
- Thermal Management
- Fault detection/recovery

#### Rover

- System Metrics
- 2-4 GOPs for mobility(10x RAD750)
- >1Gb/s science instruments
- 5-10GOPs science data processing
- >10KHz control loops
- 5-10GOPS, 1GB/s memory BW for model based reasoning for planning

![](_page_30_Picture_19.jpeg)

#### Smallsat

#### **Compute Needs**

- Hard and Soft real time
- GNC/C&DH
- Autonomy and constellation(cross link comm)
- Sensor data processing
- Autonomous science

#### System Metrics

- 2-5Gbps sensor IO
- 1-10GOPs
- 1GB/s memory bandwidth
- 250Mbps cross link bandwidth

![](_page_30_Figure_32.jpeg)

#### From Reference 4, W. Powell

![](_page_31_Picture_0.jpeg)

![](_page_31_Picture_1.jpeg)

### Summary

![](_page_32_Picture_0.jpeg)

![](_page_32_Picture_1.jpeg)

- Improved spaceflight computing means not only enhanced computational performance, energy efficiency, and fault tolerance but also ease of programming, reconfigurability, affordability and availability. All in the right balance.
- NASA has and is currently finding ways to perform Optical Navigation (e.g. Mars 2020 TRN) with the available State-of-the-Art flight computing resources
- Critical need to modernize on-board computing capabilities to support higher levels of GN&C Autonomy.
  - Not only for Optical Navigation but other autonomous functions such as on-board trajectory optimization, agile maneuvering, and fault management, for example.
- NASA's SpaceCube and HPSC technologies will enable new mission concepts and capabilities for high-priority robotic science missions and simultaneously mature technologies critical to human Mars missions
  - The HPSC-surrogate avionics for PL&HA applications will achieve TRL4 by FY2020 and be ready for rapid infusion of the upcoming HPSC

![](_page_33_Picture_0.jpeg)

![](_page_33_Picture_1.jpeg)

- Collaboration would be fostered by establishing a set of common <u>algorithmic\*</u> functional benchmarks (e.g. a generic pose estimation algorithm, hazard detection algorithm. or a TRN image processing algorithm) for use by both NASA and ESA in their respective studies of advanced high performance on-board computing technology
- Advancing the on-board high performance computing technology is more a driver for highly dynamic Mars/Planetary EDL than it is for Asteroid/Small Body encounters and Rendezvous/Proximity Operations applications, both of which operate at a slower pace

\* Versus the typical algorithmic building blocks such as matrix multiplication, matrix addition, matrix convolution, etc.

# Questions?

![](_page_35_Picture_0.jpeg)

![](_page_35_Picture_1.jpeg)

- 1) Mission Use of the SpaceCube Hybrid Data Processing System, David Petrick/NASA Goddard Space Flight Center/Code 587, Presentation at 2017 Military and Aerospace Programmable Logic Devices (MAPLD) Workshop, 22 – 25 May 2017
- 2) https://spacecube.nasa.gov/Introduction.html
- 3) High-Performance Embedded Computing in Space: Evaluation of Platforms for Vision-Based Navigation, George Lentaris, et al, Journal of Aerospace Information Systems, Vol. 15, No. 4, April 2018
- 4) High-Performance Spaceflight Computing (HPSC) Project Overview, Wesley Powell/NASA Goddard Space Flight Center/Code 560, Presentation at Radiation Hardened Electronics Technology (RHET) Conference, Phoenix, AZ, November 5-8, 2018
- 5) Lessons Learned from OSIRIS-REx Autonomous Navigation Using Natural Feature Tracking, David A. Lorenz, et al, Goddard Space Flight Center, 2017 IEEE Aerospace Conference
- 6) The Restore-L Servicing Mission, Benjamin B. Reed, Goddard Space Flight Center, Presentation to the NAC Technology, Innovation and Engineering Committee, 29 March 2016
- 7) Benchmarking Analysis of Space-Grade Central Processing Units and Field-Programmable Gate Arrays, Tyler M. Lovelly, et al, Univ. of Pittsburg, Journal of Aerospace Information Systems, Vol. 15, No. 8, August 2018

## Acronym List

![](_page_36_Picture_1.jpeg)

AFRL	Air Force Research Laboratory	GB/s	Gigabytes Per Second	RTOS	Real Time Operating System
АМВА	ARM Advanced Microcontroller Bus Architecture	GNC	Guidance Navigation and Control	S/C	Spacecraft
ASIC	Application Specific Integrated Circuit	GOPS	Giga Operations Per Second	SCP	Self Checking Pair
BW	Bandwidth	GSFC	Goddard Space Flight Center	SMD	Science Mission Directorate
CFS	Core Flight Software	HEOMD	Human Exploration and Operations Directorate	SpW	SpaceWire
CPU	Central Processing Unit	HPSC	High Performance Spaceflight Computing	SRAM	Static Random Access memory
C&DH	Command and Data Handling	JPL	Jet Propulsion Laboratory	SRIO	Serial Rapid I/O
DDR	Double Data Rate	KHz	Kilohertz	SSR	Solid State Recorder
DMR	Dual Modular Redundancy	Кррѕ	Kilo Packets Per Second	STMD	Space Technology Mission Directorate
DRAM	Dynamic Random Access memory	Mbps	Megabits Per Second	TTE	Time Triggered Ethernet
EEPROM	Electrically Erasable Programmable Read-Only Memory	МСМ	Multi Chip Module	TTGbE	Time Triggered Gigabit Ethernet
FCR	Fault Containment Region	MRAM	Magnetoresistive Random Access Memory	TMR	Triple Modular Redundancy
FPGA	Field Programmable Gate Array	NASA	National Aeronautics and Space Administration	TRCH	Timing Reset Configuration and Health
FSW	Flight Software	NVRAM	Nonvolatile Random Access memory	XAUI	10 Gigabit Media Independent Interface)
Gb/s	Gigabits Per Second	РСВ	Printed Circuit Board	VMC	Vehicle Management Computer

![](_page_37_Picture_0.jpeg)

![](_page_37_Picture_1.jpeg)

## Backup

#### **Status Quo Versus Precise & Safe Soft Landing** (Enabled by HPSC)

Status Quo

(Precise & Safe Soft Landing)

![](_page_38_Figure_1.jpeg)