

Exhaustively Verify SEU Mitigation Techniques Using Formal Verification

Mark Handover

Applications Engineer

April 9, 2018




Today's Agenda

- Formal Verification A Renaissance
- The Problem: Verifying SEUs With Simulation
- The Solution: Automated Formal Analysis
- Case Study



FPGA Developers Are Adopting More Formal



Source: Wilson Research Group and Mentor Graphics, 2016 Functional Verification Study




- More customers are demanding exhaustive results
- Tight schedules demand verification as early as possible
- Automated formal apps enable any engineer to use formal's power without having to learn formal
 - A formal-based tool focused on a specific, high-value verification challenge
 - Leverage the power of exhaustive formal algorithms without having to learn formal
 - Use "the best tool for the job"
 - increasing your verification effectiveness & throughput



Questa Formal Solutions & Apps


Automated, Exhaustive Verification For Complex Challenges





Questa AutoCheck: Push-button Formal






Copyright C 2018 Mentor, A Siemens Business All Rights Reserved.



Clock Domain Crossing Analysis




Designers add synchronizers to reduce the probability of metastable signals

- Are Synchronizers used in all the correct places?
- Are they structurally correct?
 - Each synchronizer follows strict rules for that must be verified




CDC Transfer Protocols




- Synchronization between clock domains *requires* a transfer protocol
 - To ensure that data is *predictably* transferred between domains
- When protocol is violated
 - Data can be lost or corrupted
 - Simulation *may not* show a failure
 - Silicon implementation *will* eventually fail!



CDC Reconvergence






- Synchronizers can only resolve unpredictable values
 - Synchronizers cannot resolve *unpredictable delays*
- Timing relationships are maintained in simulation
 -but not in silicon
 - If the RX domain depends on timing relationships, it will lead to a functional bug because of unpredictable delays through synchronizers



Questa CDC *The industry benchmark for CDC verification*





- Structural analysis of the design to ensure proper synchronization
- Complete verification of transfer protocols
- Ensuring a design is immune to the effects of metastability (testing for reconvergence problems)
- A comprehensive verification solution that combines technology, methodology, and metrics
 - Static analysis, simulation, formal and metastability effects verification


Questa CDC: A Comprehensive Solution



Questa CoverCheck: Automatic Coverage Closure



- Code Coverage less than desired?
 - How much effort to close the gap?
 - How much of the remaining is unreachable?
- Automated Coverage Reachability analysis
 - Unreachable Coverage
 - Automatic waiver generation
 - Reachable Coverage
 - Automatic witness waveforms







Questa SecureCheck – Critical Path Analysis



Sneak path analysis

- Is there any way for some event to happen, other than the correct way?
- Secure path analysis
 - Is the Desired/Secure Path The ONLY Path?







Today's Agenda

- Formal Verification A Renaissance
- The Problem: Verifying SEUs With Simulation
- The Solution: Automated Formal Analysis
- Case Study




The Problem: Verifying SEUs with Simulation

- Simulation is only as good as the test written -- garbage in/garbage out
- Overhead: must verify "triple voters" and clock/reset domains before you can even start testing mitigation logic
- Parsing & sorting results with scripts is time consuming and error prone
- Writing tests to force values at memory elements and check for corrected results also time consuming and error prone

Bottom line: SEU phenomena can not be <u>exhaustively</u> verified by simulation-based approaches



The Solution: Formal Verification



Use formal to mathematically prove outputs A = B for the same inputs, for all time

Copyright © 2018 Mentor, A Siemens Business All Rights Reserved.



Questa Fault Injection and Equivalence Flow

Targeted SEU and stuck-at fault analysis without a testbench

Formal-based flow focused on validating the Safety Mechanisms' successful detection and handling of faults

Inputs:


 $A = DUT \text{ logic} + "Safety Mechanism"} B = A + faults injected$

Desired output:

Does the output of the fault case match the normal case? i.e. does Safety Mechanism detect the fault, and react properly?

Benefit:

Exhaustively prove which faults affect functional safety





Categories for Faults

1. Permanent Faults (Stuck at 0, Stuck at 1)

Irreversible component damage

2. Transient Faults (a.k.a. soft-errors, SEU and SET)


- Environmental Conditions
- Cause Erroneous States in the system
- Do not cause permanent damage
- Hardest to detect

3. Intermittent Faults

- Caused by unstable HW
- Often become **permanent** faults after a period of time



Modelling Faults in Formal



Questa Fault Analysis: Fault Pruning

Reducing the set of faults that need to be fault injected

A subset of faults


 Only a subset of faults in a given design will affect the safety requirement. They are in the COIs of the safety critical signals

Safe elements

Design elements not in the COI of a safety critical signal are automatically considered safe

Configurations and constraints

 The COI can be reduced further by applying toplevel constraints such as disabling DFT, debug and test, or other non-operational modes




All Rights Reserved.

Questa Fault Analysis: Safety Mechanism

Safety Mechanisms reduce fault Injection requirements

- Detectable fault
 - Design elements in the COI of a safety requirement, and
 - Overlap with the COI of the associated safety mechanism
- Undetectable fault
 - Design elements in the COI of a safety requirement, and
 - *Not* in the COI of the safety mechanism
 - Must be considered a dangerous fault





Example Results




A Siemens Business

+ - + - 🛊 総 発 禍 🕤 🕅 🕅	a ⇔ 🗢 🖽 🕴 Mn	em 🔻 🗲 AnyEdge 👻	🔸 10 🚖 🚽 🗽 Source Sync 🔒 😂		
· —	Spec = axi4lite to	apb4.v			
Search: Type Sea »	63	output [1:0]	BRESP_0,		
pec Instance Modul	64	output	BVALID 0,		
pecInstance Modul ⊈u_spec axi4lit		oucput	0->1		
	65	input	BREADY_i,		\otimes
	•		<u>.</u>	Wave (SLEC output 4) - Current File Edit View Options Tools Window	
	Impl = axi4lite to a	apb4.v			
earch: Type Sear 🗘 🗇 🌳 »	63	output [1:0]	BRESP_0,	😂 🌲 VT 🔍 🎕 🤍 💐 🏹 🛅 🛅 🕒 🔺 » Cł » 🦞 🚦	2 ×
npl Instance Modul	64	output	0 BVALID_0,	Signal Name Values-C1 0 10	<u> </u>
🗖 u_impl 🛛 axi4lit	01 .	oucpue			
			0	Primary Clocks	
	65	input	0 BREADY_i,	■ Primary Clocks Primary Clocks ▶ u_spec.ACLK_i 1	
		input	0		
		input	0	U_spec.ACLK_i 1	
SLEC Properties			0 BREADY_i, 0		
SLEC Properties	ype here <ctrl+e></ctrl+e>	> @. 0 * I f	0 BREADY_i, 0 2 ⊗ ■ ■ ■ ⊥ ④ X ▲ 🖓 ⊙ Clear	Image: Constraint of the second se	
SLEC Properties Start Run 🚱 🏘 Filter: Ty	(•] ype here <ctrl+e> Radiu Tim</ctrl+e>	>@, │ ◎ ▲ I • ne Spec Signal	0 BREADY_i, 0 	Image: specific s	
SLEC Properties Start Run 🚱 👫 Filter: Ty O V Name O O SLEC_output_4	(ype here <ctrl+e> Radiu Tim 1 1s</ctrl+e>	> @, ◎ • I m ne Spec Signal u_spec.BVAL	0 BREADY_i, 0 	Image: Constraint of the second se	
SLEC Properties Start Run 🚱 👫 Filter: Ty SLEC_output_4 O SLEC_output_4	(•] ype here <ctrl+e> Radiu Tim</ctrl+e>	≥ @ Q I ne Spec Signal u_spec.BVALI u_spec.ARRE	0 BREADY_i, 0 	Image: Specific structure Image: Specific structure	
SLEC Properties Start Run 🚱 🏘 Filter: Ty Start Run SLEC_output_4 Superstant SLEC_output_4 Superstant SLEC_output_2	(ype here <ctrl+e> Radiu Tim 1 1s</ctrl+e>	> ②, ○ I P ne Spec Signal u_spec.BVAL u_spec.ARRE u_spe	0 BREADY_i, 0 2 2 2 2 Impl Signal ID_0 u_impl.BVALID_0 EADY_0 μ_impl.ARREADY_0	Image: Constraint of the second se	
SLEC Properties Start Run 🚱 🐴 Filter: Ty Name SLEC_output_4 SLEC_output_4 SLEC_output_2 SLEC_output_3	(ype here <ctrl+e> Radiu Tim 1 1s</ctrl+e>	> ②, ○ I P ne Spec Signal u_spec.BVAL u_spec.ARRE u_spe	0 BREADY_i, 0 2 2 2 2 Impl Signal ID_0 u_impl.BVALID_0 EADY_0 μ_impl.ARREADY_0	Image: Specific structure Image: Specific structure	
SLEC Properties Start Run 🚱 🏘 Filter: Ty Name Name SLEC_output_4 SLEC_output_4 SLEC_output_2 SLEC_output_2 SLEC_output_3 SLEC_output_5	(ype here <ctrl+e> Radiu Tim 1 1s</ctrl+e>	> ②, ○ I P ne Spec Signal u_spec.BVAL u_spec.ARRE u_spe	0 BREADY_i, 0 	Image: Special system Image: Special system Image: Special system Image: Special system <td></td>	
SLEC Properties Start Run	() ype here <ctrl+e> Radiu Tim 1 1s 2s 2s 2s</ctrl+e>	≥ . e Spec Signal u_spec.BVAL u_spec.ARRE u_spe	BREADY_i, BREADY_i, Impl Signal ID_0 u_impl.BVALID_0 EADY 0 u_impl.ARREADY 0 BADY 0 u_impl.ARREADY 0	Image: Special system Image: Special system Image: Special system Image: Special system <td></td>	
SLEC Properties Start Run 🚱 🚧 Filter: Ty SLEC Properties Start Run 🚱 🚧 Filter: Ty SLEC_output_4 SLEC_output_4 SLEC_output_2 SLEC_output_3 SLEC_output_5 SLEC_output_6	() ype here <ctrl+e> Radiu Tim 1 1s 2s 2s 2s 2s 2s</ctrl+e>	≥ . e Spec Signal u_spec.BVAL u_spec.ARRE u_spe	BREADY_i, BREADY_i, Impl Signal ID_0 u_impl.BVALID_0 EADY 0 u_impl.ARREADY 0 BADY 0 u_impl.ARREADY 0	Image: Special system Image: Special system Image: Special system Image: Special system <td></td>	
SLEC Properties Start Run Name Name Name Name Name SLEC_output_4 SLEC_output_4 SLEC_output_2 SLEC_output_3 SLEC_output_5 SLEC_output_7	Time and the second sec	e Spec Signal u_spec.BVALI u_spec.ARRE u_spe u_spe u_sp	0 BREADY_i, 0 2 2 2 2 Impl Signal ID_0 u_impl.BVALID_0 EADY_0 μ_impl.ARREADY_0	Image: Special system Image: Special system Image: Special system Image: Special system <td></td>	
Image: Start Run Image: Start Run <t< td=""><td>() ype here <ctrl+e> Radit Tim 1 1s 2s 2s 2s 2s 2s 2s 2s</ctrl+e></td><td>e Spec Signal u_spec.BVALI u_spec.ARRE u_spe u_sp u_sp u_sp u_sp</td><td>BREADY_i, BREADY_i, Impl Signal ID_0 u_impl.BVALID_0 EADY 0 u_impl.ARREADY 0 BADY 0 u_impl.ARREADY 0</td><td>Image: Specific ACLK_i 1 Image: U_impl.ACLK_i 1 Image: U_impl.ACLK_i 0 Image: U_impl.PCLK_i 0 <</td><td></td></t<>	() ype here <ctrl+e> Radit Tim 1 1s 2s 2s 2s 2s 2s 2s 2s</ctrl+e>	e Spec Signal u_spec.BVALI u_spec.ARRE u_spe u_sp u_sp u_sp u_sp	BREADY_i, BREADY_i, Impl Signal ID_0 u_impl.BVALID_0 EADY 0 u_impl.ARREADY 0 BADY 0 u_impl.ARREADY 0	Image: Specific ACLK_i 1 Image: U_impl.ACLK_i 1 Image: U_impl.ACLK_i 0 Image: U_impl.PCLK_i 0 <	

Questa Fault Injection and Equivalence

Dangerous Undetected (DU) Fault






Questa Fault Flow: Early Adopter Success at EU Auto Systems Supplier

- Verification Project Outline
 - Exhaustively verify fault tolerance of ABS digital logic
 - Small team, new to formal: an automated approach is essential
- Partnership Setup
 - Close methodology partnership with MGC and customer engineers
 - Built tailored, automated solution on top of Questa SLEC app
- Success to date
 - 40,000 fault points narrowed down to ~1000 "unsafe"
 - 2 hours setup, 2 days run time weeks faster than simulation





For More Details



Keywords— ISO 26262; fault analysis; formal verification, property checking, single event upset, formal verification of safety mechanism

I. INTRODUCTION

One of the cornerstones of ISO26262-compliant design is the inclusion of additional logic to implement a safety mechanism" whose purpose is to ultimately guarantee safe behavior of the given system in the face of

DVCon Europe, October 2016

10.2, Fault Proof: Using Formal Techniques for Safety Verification and Fault Analysis

http://events.dvcon.org/events/browseproceedings.aspx?confid=211



Summary

- Formal apps enable any engineer to use formal's power w/out having to learn formal
- Formal apps solve focused verification challenges, from Coverage closure and design checking to path analysis
- Verifying safety and flight-critical systems' vulnerability to transient (and persistent) logic faults is mandatory
- Simulation-based approaches are not exhaustive, creating some risk of bug / fault escapes
- Exhaustive SEU/fault verification with an automated, formal-based analysis greatly increases the quality of results and reduces risk



A Siemens Business

www.mentor.com