

Space Research Centre of the Polish Academy Sciences

Fuzzy-logic simulation approach to modelling of fault propagation in FPGAs.

Andrzej Cichocki

CBK

Outline

- Background and objectives
- The concept of a fuzzy netlist simulation
- Possible fields of application
- FLAVIUS software
- Examples
- Future plans
- Summary



Background

- Challenges for Hi-Rel FPGA design:
 - Which target FPGA is the best for my application?
 - Which FMT (or their combination) is the best to use for my application?
 - What MTTF can I expect?
 - Which part of my design is the most vulnerable?
- Challenges for Hi-Rel FPGA verification:
 - Were all my FMTs implemented correctly?
 - Weren't they optimized away by the Synthesis Tool? Which synthesizer has better auto-FMTs?
 - Is my FT implementation functionally equivalent to regular one?

Objectives

• To develop a tool able to :

B


- compare FMTs (e.g. TMR) for given application, FPGA architecture and radiation environment (D)
- compare design susceptibility between target FPGAs (D)
- isolate possible fault-paths that can be critical for mission success (D)
- estimate probability of major failures (D)
- prove that FMTs were not optimized away (V)
- support fault-injection methods in finding most sensitive parts of the design (V)


The concept - overview

- The simulation system uses post synthesis/place and route VHDL/EDIF files and automatically replaces used target architecture primitives to their statistical models
- Statistical model of a primitive uses probabilistic logic domain instead of Boolean (values between 0 and 1)
- Probability of SEE-induced fault at primitive output level is modeled using radiation characteristics acquired from radiation tests data.
- Other factors like time delays (especially important for SETs) and meta-stability issues should also be taken into account

The concept - overview

- Converted VHDL can now be a part of a testbench and be a subject of normal simulation i.e. in ModelSim (the only difference is that it is simulated in probability domain instead of regular logic)
- Dedicated software may be used to do the simulation (performance optimization possible, because it's structural and not behavioral)






Model of a primitive


 Using expected values as signal values (probability of having high logic value)

B


$$\begin{cases} E[x(t)] = \sum_{i} p_{i} x_{i} \\ p \in <0, 1 > \\ x \in \{0, 1\} \end{cases}$$

 Each component (gate/FF) introduces additional inversion with probability determined from radiation model (SEE rate calculated for simulation dt)





Model of a primitive



pQ' = (p_SEU - 1) * (pCLR*(pPRE - 1) - pCLR*pE*pPRE*p_Q +
pCLR*pPRE*p_Q*(pE - 1)*(pCLK*(p_LCLK - 1) + 1) pCLK*pCLR*pD*pPRE*(pE - 1)*(p_LCLK - 1)) - p_SEU*(pCLR +
pCLR*pE*pPRE*(p_Q - 1) - pCLR*pPRE*(pE - 1)*(p_Q - 1)*
(pCLK*(p_LCLK - 1) + 1) + pCLK*pCLR*pPRE*(pD - 1)*(pE - 1)*
(p_LCLK - 1) - 1)

Already after MATLAB symbolic optimization!




Problems

- How to estimate pFLIP for a primitive?
 - Demanding HI/Proton tests
 - SET broadening
 - Metastability issues
 - SET susceptibility of routing resources
- How to choose appropriate simulation cycle time (dt)?
 - Simulation performance / accuracy trade-off
 - Primitive's probabilistic timing models



Fields of application

- Stimulus is not available, inaccurate primitives' models
 - Coarse identification of weak spots (most fault-contributive)
 - Coarse comparison of FMT for particular design (only hardware redundancy)
- When only stimulus is available (+)
 - Coverage for time redundancy (oversampling, scrubbing)
 - Comparison of FMTs for particular design and stimulus
 - Identification of the most fault-contributive nets
- When radiation/environment models and stimulus are available (++)
 - Estimation of MTTF for given definition of failure
 - Comparison of reliability for different FPGA targets.



CBK

FLAVIUS

- Framework modules written in C++
 - Classes: Simulation, Stimulus, Primitive (virtual)
- Auxiliary software (VB.NET)
 - For conversion of vendor libraries to C++ and then compiled as objects for the linker
 - EDIF parser and converter
 - VCD parser and converter
- Current limitations
 - No support for timings, only SEUs for sequential logic
 - No support for I/O, BRAM and DSP blocks
 - Performance...

CBK

FLAVIUS

- Can be used to generate reports
- Full-custom assertions and triggers in C++
- VCD can be dumped and opened by a waveform viewer (e.g. GTKWave)

32 ns	33 ns			37 ns
3.8193e-005	3.93503e-005	4.05077e-005 0	.999958 0.999957	0.9



FLAVIUS

```
#include <iostream>
#include "simulation.h"
int main(int argc, char** argv) {
```


```
string dummy = "";
string stim = "D:/SEFUW2018/sim/dut3 f.ycd";
string netlist = "D:/SEFUW2018/sim/dut3.net";
clock t simstart;
simulation t *sim;
sim = new simulation t(netlist, dummy, dummy, stim, 0,0);
sim->vcdCreate("D:/SEFUW2018/sim/dut3 f.ycd");
sim->vcdAddWave("a");
sim->vcdAddWave("b");
sim->vcdAddWave("clk");
sim->vcdAddWave("d");
sim->init():
simstart = clock();
    while (!sim->run(1)) {
    . . .
cout << "\nSimulation time : " << (double)((clock() - simstart) / (CLOCKS PER SEC/1000)) << "ms\n";
delete sim;
return 0;
```

Validation of the concept

• DUTs

CBK


- Simple designs with FMTs
- LFSR
- Comparison between fuzzy model and statistics of fault-injection
 - Questa simulation with analog (fuzzy) signals
 vs. Questa with fault-injection (signal forcing)
 - FLAVIUS runs: fault-injection vs. fuzzy simulation (MT uniform distribution)





Examples


- DUT5_A no TMR
- DUT5_B TMRed flip-flops



Examples – FMTs comp.

• TMR, SR = 300/bit*day

CBK



• No TMR, SR = 0.03/bit*day





Examples – MTTF

 What is the probability that the Switch will be triggered for at least one clock cycle in first 265ns? – example definition of fault.

```
while (!sim->run(1)) {
    if (tt < 265) {
        pTmp = sim->netlist->getNetVal_f("oswitch");
        pAcc = pAcc + pTmp - pAcc * pTmp;
    }
    tt++;
}
```

- TMR: pF = 1.025e-5 @ SR = 1/bit*day
- No TMR: pF=0.9698 @ SR = 1/bit*day



Next steps

- ProASIC3, (RT)AX probabilistic primitives library (other vendors also welcome)
- Concept validation for real designs (w/FMTs)
 - Synplify Premier / Precison Hi-Rel welcome
 - FT-Unshades2 to be used for fault-injection statistics to fuzzy model response comparison
 - Comparison to results from Questa SLEC
- Implementation of time delays and SET support
 - Possible cooperation with Prof. Sterpone's team
- Integration of radiation response models
 - Generation of database for OMERE and report parser
- Optimizations
 - Design partitioning and parallel simulation (GPU)



Thank you for your attention.

andrzej.cichocki@cbk.waw.pl