

110001011010011110100111011011010011110011

UVVM Setting a standard for VHDL testbenches

ESA - SEFUW 2018

www.bitvis.no

Your partner for SW and FPGA



Handout version

11000101101001111010011101101001111001

- Some slides were skipped during the presentation in order to keep to the schedule.
 These are now included (and marked as such)
- The presentation had a lot of animation to ease the understanding. This is not available in this PDF.
 If you would like to have a copy of the animated presentation (as a powerpoint-show-file), please send a request to espen.tallaksen@bitvis.no, and I will send it to you.
- You may download the complete UVVM from www.github.com/UVVM
- Note that the UVVM project on Github is being reorganised in week 15 in order to allow community contributions.
 Improved info will be published during this period.






11000101101001111010011101101001111001


- A huge majority of European FPGA designers are using VHDL for both design and verification
 - Some published surveys have strange numbers for VHDL usage. These numbers are not even close to correct, and the survey summaries often fail to mention the strong position that VHDL has in Europe in particular.
 - The incorrectness is most probably caused by the fact that the survey is sent to an email list that is dominated by non-VHDL users - for various reasons.
 - Questions to participants at FPGA Kongress in Munich (probably the largest FPGA conference in Europe) indicated that maybe as many as 9 out of 10 was using VHDL...



The 2016 Wilson Research Group Functional Verification Study (1)




Where FPGA Designers Spend Their Time





The 2016 Wilson Research Group Functional Verification Study (2)



Main Testbench scope

Purpose: To verify DUT requirements

Challenge: Sufficient functional coverage with a minimum effort

Testbench Requirements to meet challenge:

- → Simple to write
- Simple to understand and modify by anyone
- Simple to execute, debug and understand reports & results

Applies to **any** Testbench of **any** complexity



Entry level : UVVM Utility Library

UVVM Utility Library - Quick Reference

1.1 Checks an	d awaits		
Name [v_bool :=] check_value()	Parameters and examples val(bool), [exp(bool)], alert_level, msg, [scope, [msg] val(sl), exp(sl), [match_strictness], alert_level, msg, val(slv), exp(slv), [match_strictness], alert_level, msg, val(u), exp(u), alert_level, msg, [scope, [radix val(s), exp(s), alert_level, msg, [scope, [radix val(int), exp(int), alert_level, msg, [scope, [msg] val(real), exp(real), alert_level, msg, [scope, [msg] val(time), exp(time), ale	→ Up and running: •r"); CT, ERROR, "Checking the SLV", "My Scope",	: 1 min
set_log_destination (la Alert handling set_alert_file_name(fil alert(alert_level, msg, s [tb_]note(msg, [scope] [tb_]warning(msg, [sco manual_check(msg, [s	scope)) ppe]) scope])		Randomization v_slv := random(length) v_sl := random(VOID) v_int := random(min_valu v_real := random(min_valu v_time := random(min_valu random([min_value, [max] randomize(seed1, seed2)
[tb_]error(msg, [scope] [tb_]failure(msg, [scop			Signal generators


Simple data path TB

<pre>/:====================================</pre>								
		REGARDED	EXPECTED	IGNORED	Comment?			
NOTE	:	0	0	0	ok			
TB NOTE	:	0	0	0	ok			
WARNING	:	0	0	0	ok			
TB_WARNING	:	0	0	0	ok			
MANUAL CHECK	:	0	0	0	ok			
ERROR	:	0	0	0	ok			
TB_ERROR	:	0	0	0	ok			
FAILURE	:	0	0	0	ok			
		0	0	0	ok			




8 UVVM - Setting a standard...

Simple data communication



Quality and Efficiency enablers






TB approach for complex DUTs

- What is required to verify/test any complex DUT?
 - \rightarrow Provide stimuli on interfaces
 - \rightarrow Check outputs on interfaces
 - → Try to reach corner cases (Value **and** Cycle related)
 - \rightarrow Must be able to control multiple interfaces simultaneously But how? - for a simple DUT? - for a complex DUT (UART...?)
- Why not learn from SW (controlling HW)?
 - A far more mature methodology!
 - Issues commands at a high abstraction level
 - Distributes tasks to the HW modules then "forgets" them
 - Controls HW outputs, Reads HW inputs and Configures the HW behaviour
 - Then tasks are handled autonomously inside each HW module
 - HW modules "scream" if something is wrong or attention is needed
 - Standardised interfaces, protocols, layers, registers, etc...




The SW/HW interface


- Inherently a lot of parallel activity and huge complexity
 - SW/User cannot possibly control all the details inside each module at all times
 - SW/user thus issues pre-defined commands (register setup)
- SW and Design Harness (HW) are totally separated
 - Enables separate and independent work
 - SW is often a magnitude more work than HW
 → Important to allow SW development to be as simple as possible
 - Thus often an abstraction layer in between to allow higher level programming





Mirror the SW/HW interface








Verification component

Illustration of a simple check-command from sequencer sbi_check(**SBI_VVCT, 1,** x"1A4", x"5B", ERROR, "First byte") Check is now performed (Alert?) Test se UART Result stored for pot. future fetch() (DUT) Clocks Interpreter Test **BFM** Executor **Bus** Sequencer interface TX Other RX Command Results Ports Queue Container sbi_check(x"1A4", x"5B", ERROR, "First byte" SBI SBI **VVC** Methods **BFM Methods** sbi check() sbi_check() UVVM - Setting a standard... 14

DUT Verification Three main development areas

- 1: The complete Testbench with Test Harness
- 2: The Verification Components
- 3: The Central Test Sequencer






1:The UVVM testbench/harness

UVVM is LEGO-like

- Build test harness
 - Instantiate DUT and VVCs
 - Connect VVCs to DUT
- Build TB with test sequencer
 - Instantiate test harness
 - Include VVC methods pkg Connections included
 - No additional connections
 - VVCs could be inside DUT




- \rightarrow Standard global interface throughout test harness
- \rightarrow Standard protocol from test sequencer to VVC




2: VVC: VHDL Verification Component


(1:Testbench : Easy to implement & understand by anyone)

Now - what about these VVCs?



2: VVC: VHDL Verification Component








3: The test sequencer

(Based on very structured TB and VVCs)


- The sequencer is the most important part of the Testbench
- Most man-hours will be (or should be) spent here
- MUST be easy to understand, modify, maintain,





Command sequence - Transactions

Test sequencer issues commands 1. Apply and check data:



sbi_write(SBI_VVCT,1, C_ADDR_TX_DATA, x"A0", "Send byte UART TX"); uart_expect(UART_VVCT,1,RX x"A0", "Check byte from UART TX"); uart_transmit(UART_VVCT,1,TX x"A1", "Apply byte on UART RX"); wait for C_FRAME_PERIOD; sbi_check(SBI_VVCT,1, C_ADDR_RX_DATA, x"A1", "Check UART RX byte");

 \rightarrow Standard command distribution syntax

- \rightarrow Standard handling of multiple instances
- \rightarrow Standard transfer of commands from sequencer to VVC

await_value(rx_empty, '0', 0, 12*bit_period, ERROR, message); insert delay(SBI VVCT,1, 2 * C CLK PERIOD);

Commands for

synchronization

Test sequencer issues commands


await_completion(UART_VVCT,1,RX, 1 us, "Finish before");

await unblock flag("my flag", 100 ns, "waiting for my flag")

await_barrier(global_barrier, 100 us, "waiting for global barrier")

→ Standard synchronization between any process or VVC
 → Standard timeout and messaging

Included for handout version






Commands for VVC control

Included for handout version

Test sequencer issues commands



flush_command_queue(SBI_VVCT, 1, "Flushing command queue");

fetch_result(SBI_VVCT,1, v_idx, v_data, v_ok, "Fetching data");

terminate current_command(SBI_VVCT, 1, "Terminating command");


get_last_received_cmd_idx(SBI_VVCT, 1);

terminate all commands (VVC BROADCAST, "Terminating all commands");

 \rightarrow Standard set of common commands for all VVCs

 \rightarrow Standard multicast and broadcast of common commands









Unified VHDL Verification Methodology

Included for handout version





Randomisation and Functional CoverageUsing OSVVM




- Constrained random and Functional Coverage may be used anywhere
- May be started and stopped (manually or automatically)

```
uart_transmit(UART_VVCT,1,TX, x"5A");
uart_transmit(UART_VVCT,1,TX, RANDOM, C_BUFFER_2, 256);
uart_transmit(UART_VVCT,1,TX, FULL_COVERAGE, C_BUFFER_2);
```

→ Standard command structure for any new command
 → Standard VVC architecture for executing any new command



Debugging Commands and new VVCs



- Debugging TB is often more work than debugging the DUT...
- May follow the command through from test sequencer to execution
 - And automatically print out logs just by enabling verbosity

```
2045ns TB seq.(uvvm) ->uart_transmit(UART_VVC,1,TX, x"AA"): . [15]
2045ns UART_VVC,1,TX uart_transmit(UART_VVC,1,TX, x"AA"). Command received [15
2045ns UART_VVC,1,TX uart_transmit(UART_VVC,1,TX, x"AA") Will be executed [15]
3805ns UART_VVC,1,TX uart transmit(x"AA") completed. [15]
```

→ Standard debugging structure

 \rightarrow Standard debugging control




26 UVVM - Setting a standard...

The ESA extensions

- ESA (European Space Agency) sponsors new UVVM extensions
- Intention: Improve FPGA quality and verification efficiency
- The extensions
 - Scoreboarding
 - Monitors
 - Controlling randomisation and functional coverage
 - Error injection
 - Local sequencer
 - Watchdog
 - Controlling property checkers
 - Req. vs Verif Matrix (Test coverage)




ESA-UVVM: SB+Monitor



- Full functionality scoreboards
 - With generic types
- Monitor added to provide actual data to model
 - Actual data means data as seen on the actual interface
- Model **fetches** actual transactions from Monitor (model is not known to monitor)



Potential further extension



Hierarchical VVCs

Currently evaluated

- With their own Scoreboards
- Sequencer can access any level at any time
- Sequencer can send transaction "objects" directly to model
- Model can fetch transactions directly from VVC
 - at any level



The results of the ESA extensions


Included for handout version

- More automation using Monitors
 - (?) Plus option not to implement Monitors to save time
 - (?) Send transaction "object" from sequencer/VVC to model
- An even more structured TB architecture
 - Full functionality scoreboards
 - Prepared integration and interfacing of models
 - (?) Hierarchical VVCs
- Structured error injection, watchdogs, etc...
- Standardised control of Constrained Random ++
- ➔ A unified full VHDL verification environment
- ➔ Contributions from the VHDL community...



UVVM: Structure & Overview & Reuse

- Lego-like Test harness
- Reusable VVCs
- Reusable VVC structure
- Simple synchronisation



- handle any number of interfaces in a structured manner
- Clear sequence of event almost like pseudo code
- Test cases are simple to understand
- simple debugging of TB and DUT

Non UVVM BFMs and VVCs may easily be wrapped to UVVM

UVVM BFMs and VVCs may be used anywhere - exactly as is



Wishful thinking

UVVM

Wouldn't it be nice if we could ...

- handle any number of interfaces in a structured manner?
- reuse major TB elements between module TBs?
- reuse major module TB elements in the FPGA TB?
- read the test sequencer almost as simple pseudo code?
- recognise the verification spec. in the test sequencer?
- understand the sequence of event
 just from looking at the test sequencer
- allow simple debugging of TB and DUT





Benefits of standardisation handout version

- Same simple TB architecture independent of designer
- Same VVC architecture independent of designer
 - And almost independent of Interface
- Same commands from one VVC to another
 - Same behaviour and response from one VVC to another
 - Even simple for SW and HW designers to write and understand
- Easy to make new VVCs
 - And for others to use it in all different ways
- Established debug-mechanisms and support
 - Allows much faster and better debugging
- Same synchronization mechanism between any VVC and TB
- Easy to reuse major TB parts from one TB to another
- Easy to share VVCs between anyone



Roadmap

- Unprioritised further VVC roadmap
 - VVC Wishbone
 - VVC Avalon ST
 - VVCs for Clock generator and reset
 - more....
 - + Community VIPs
- UVVM VVC functionality
 - More examples on complex constrained random and coverage
 - More support for error injection and monitors
 - More advanced scoreboards
 - Standard solutions for pipelined transactions and out-of-order



Available UVVM Open Source BFMs & VVCs: AXI4-lite

AXI4-stream SBI SPI I2C Avalon MM UART **GPIO**

UVVM is gaining momentum

- UVVM VVC Framework Released February 2016
- Great feedback from users
- Recommended by Doulos for Testbench Architecture
- Being used world wide
 - with courses on 3 continents
- ESA (European Space Agency) sponsors extension

3-day course on 'Advanced VHDL Verification - Made simple'

- Munich, Germany, June 19-21 (coming on bitvis.no soon)
- Stockholm/Gothenburg, Sweden, Sept. TBD
- Ankara, Turkey, Oct/Nov TBD

More to come...

Info soon under www.bitvis.no





Make better testbenches - and save time

Let's start sharing VVCs

https://github.com/UVVM

Your partner for Embedded software and FPGA



3-day course: Accelerating FPGA VHDL Verification

Included for handout version

Achieve the key aspects for ANY good testbench: Overview - Readability - Extensibility - Maintainability - Reuse

- Using sub-programs and other important VHDL constructs for verification
- Making self-checking testbenches
- Using logging and alert handling
- Applying value and stability checkers and waiting with a timeout for events
- Making your own BFM and adding features to speed up verification and debugging
- Making directed and constrained random tests knowing where to use what or a mix
- Learning to use OSVVM randomization and functional coverage
- Applying OSVVM coverage driven tests in a controlled manner
- Using verification components and advanced transactions (TLM) for complex scenarios
- Target data and cycle related corner cases and verifying them
- Learning to use UVVM to speed up testbench writing and the verification process

Making an easily understandable and modifiable testbench even for really complex verification – and do this in a way that even SW and HW developers can understand them.

More info under www.bitvis.no