

# Single Event Characterization of a Xilinx UltraScale+ MP-SoC FPGA

Thomas LANGE, Maximilien GLORIEUX, Adrian EVANS, A-Duong IN, Thierry BONNOIT, Dan ALEXANDRESCU  
iRoC Technologies – France

Cesar BOATELLA POLO, Carlos URBINA ORTEGA, Veronique FERLET-CAVROIS  
ESA/ESTEC – Netherlands

Maris TALI, Ruben GARCIA ALIA  
CERN – Switzerland/France

SpacE FPGA Users Workshop – SEFUW 2018  
Tuesday, April 10<sup>th</sup> 2018

# Outline

- ❑ Motivation
- ❑ Test Setup
- ❑ Facilities
- ❑ Test Results
- ❑ Conclusion and Future Work

# Motivation

- ❑ ESA project to study **radiation sensitivity** of components operating in JUICE environment
  - 3 classes of devices tested
    - Commercial SRAMs
    - **SRAM-Based FPGA**
    - CPU/SoC
  - All devices tested under
    - ✓ Heavy Ions (UCL, CERN H8)
    - ✓ High Energy Electrons (VESPER)
    - ✗ High Energy Protons (PSI in May 2018)
    - ✓ Low Energy Protons (RADEF)




[1]

# Motivation – XCZU3EG Overview (1)

## ❑ Latest generation Xilinx MP-SoC

- Ultrascale architecture FPGA
- ARM based processing system (4x A53 + 2x R5)
- Manufactured in TSMC FinFET 16nm Technology



[2]

# Motivation – XCZU3EG Overview (2)


## □ Characteristics of Zynq Ultrascale+ EG devices

	Device Name <sup>(1)</sup>	ZU2EG	ZU3EG	ZU4EG	ZU5EG	ZU6EG	ZU7EG	ZU9EG	ZU11EG	ZU15EG	ZU17EG	ZU19EG	
Processing System (PS)	Application Processor Unit	Processor Core										Quad-core ARM® Cortex™-A53 MPCore™ up to 1.5GHz	
	Real-Time Processor Unit	Memory w/ECC										L1 Cache 32KB I / D per core, L2 Cache 1MB, on-chip Memory 256KB	
	Graphic & Video Acceleration	Processor Core										Dual-core ARM Cortex-R5 MPCore™ up to 600MHz	
	External Memory	Memory w/ECC										L1 Cache 32KB I / D per core, Tightly Coupled Memory 128KB per core	
	Connectivity	Graphics Processing Unit										Mali™-400 MP2 up to 667MHz	
	Integrated Block Functionality	Memory										L2 Cache 64KB	
	PS to PL Interface	Dynamic Memory Interface										x32/x64: DDR4, LPDDR4, DDR3, DDR3L, LPDDR3 with ECC	
	Programmable Functionality	Static Memory Interfaces										NAND, 2x Quad-SPI	
	Memory	High-Speed Connectivity										PCIe® Gen2 x4, 2x USB3.0, SATA 3.1, DisplayPort, 4x Tri-mode Gigabit Ethernet	
	Clocking	General Connectivity										2xUSB 2.0, 2x SD/SDIO, 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO	
Programmable Logic (PL)	Transceivers	Power Management										Full / Low / PL / Battery Power Domains	
	Speed Grades	Security										RSA, AES, and SHA	
	System Logic Cells (K)	103	154	192	256	469	504	600	653	747	926	1,143	
	CLB Flip-Flops (K)	94	141	176	234	429	461	548	597	682	847	1,045	
	CLB LUTs (K)	47	71	88	117	215	230	274	299	341	423	523	
	Memory	Max. Distributed RAM (Mb)	1.2	1.8	2.6	3.5	6.9	6.2	8.8	9.1	11.3	8.0	9.8
	Clocking	Total Block RAM (Mb)	5.3	7.6	4.5	5.1	25.1	11.0	32.1	21.1	26.2	28.0	34.6
	Integrated IP	UltraRAM (Mb)	-	-	13.5	18.0	-	27.0	-	22.5	31.5	28.7	36.0
	Transceivers	Clock Management Tiles (CMTs)	3	3	4	4	4	8	4	8	4	11	11
	Speed Grades	DSP Slices	240	360	728	1,248	1,973	1,728	2,520	2,928	3,528	1,590	1,968
Performance	Processor Performance	PCI Express® Gen 3x16 / Gen4x8	-	-	2	2	-	2	-	4	-	4	5
	Memory Bandwidth	150G Interlaken	-	-	-	-	-	-	-	1	-	2	4
	System Integration	100G Ethernet MAC/PCS w/RS-FEC	-	-	-	-	-	-	-	2	-	2	4
	Power Efficiency	AMS - System Monitor	1	1	1	1	1	1	1	1	1	1	1
	Timing Constraints	GTH 16.3Gb/s Transceivers	-	-	16	16	24	24	24	32	24	44	44
	Temperature Range	GTY 32.75Gb/s Transceivers	-	-	-	-	-	-	-	16	-	28	28
	Reliability	Extended <sup>(2)</sup>	-1	-2	-2L	-	-1	-2	-2L	-3	-	-1	-2
	Cost	Industrial											


# Test Setup – Requirements

- ❑ SEL monitoring on all 19 power domains
- ❑ SEU characterisation of
  - FPGA
    - Configuration RAM (CRAM)
    - Block RAM (BRAM) & Distributed RAM (DistRAM)
    - Flip-flops (FFs)
  - Processing system
    - Single thread benchmark execution on R5 processor core
      - Coremark and PI FFT benchmark
    - ECC enabled on all internal memories


# Test Setup – Test Board Overview



# Test Setup – General Test Setup



# Test Setup – Package Preparation



Available particles and penetration range at UCL HIF

Ion	DUT energy [MeV]	Range [ $\mu\text{m Si}$ ]
$^{13}\text{C}^{4+}$	131	269.3
$^{22}\text{Ne}^{7+}$	238	202.0
$^{27}\text{Al}^{8+}$	250	131.2
$^{40}\text{Ar}^{12+}$	379	120.5
$^{53}\text{Cr}^{16+}$	513	107.6
$^{58}\text{Ni}^{18+}$	582	100.5
$^{84}\text{Kr}^{25+}$	769	94.2
$^{124}\text{Xe}^{35+}$	995	73.1

[5]

## ☐ Flip-chip die

- Die directly interfaced on the PCB package
- Radiation from the backside
- Die thinned to 73  $\mu\text{m}$ 
  - ↳ Xenon penetration range 73.1  $\mu\text{m}$

# Test Setup – FPGA Test Methodologies

## □ CRAM scrubbing with SEM-IP

- Reflects real usage of FPGA in space application
- Avoid accumulation of CRAM upsets
- Live CRAM error reporting during the test (UART output of SEM-IP sent via tester)

## □ BRAM and DistRAM

- Build as two memory arrays
- Accessible via external pins (address + data)
- Tester generates WRITE/READ patterns (similar to a SRAM component test)

## □ Two flip-flop chain configurations


- Standard FF chain
- XTMR chain

Instance	Standard FF Chain	+ TMR Chain
CRAM	28 Mb	28 Mb
BRAM	7.8 Mb	7.8 Mb
DistRAM	0.88 Mb	0.88 Mb
FF	96 000	48 000
TMR	0	16 000

# Test Setup – FPGA Test Methodologies

## □ CRAM scrub

- Reflects reality
- Avoid accuracy
- Live CRAM



## □ BRAM and DistRAM

- Build as two parallel blocks
- Accessible via memory interface
- Tester generates address

## □ Two flip-flop chain configurations


- Standard FF chain
- XTMR chain

Instance	Standard FF Chain	+ TMR Chain
CRAM	28 Mb	28 Mb
BRAM	7.8 Mb	7.8 Mb
DistRAM	0.88 Mb	0.88 Mb
FF	96 000	48 000
TMR	0	16 000

# Heavy Ions – Facilities

## □ UCL HIF

- typical fluence per condition:
  - Carbon (LET = 1.3 MeV/mg/cm<sup>2</sup>): 5e6 hi/cm<sup>2</sup>
  - Xenon (LET = 62.5 MeV/mg/cm<sup>2</sup>): 1.5e5 hi/cm<sup>2</sup>



## □ CERN H8 ultra-high energy Xe beam



- Energy = 30 GeV/amu → Ion range ≈ 6 cm
- LET = 3.7 MeV/mg/cm<sup>2</sup>
- typical fluence per condition: 1e5 hi/cm<sup>2</sup>

## □ Facility comparison CERN H8 vs UCL HIF


	CERN H8	UCL HIF
Pros	<ul style="list-style-type: none"> <li>• Test in air</li> <li>• No need to de-lid / thin devices</li> <li>• Up to 90° tilt angles</li> </ul>	<ul style="list-style-type: none"> <li>• Relatively constant flux</li> <li>• Moving stage in the vacuum chamber</li> <li>• Accurate alignment (LASER)</li> </ul>
Cons	<ul style="list-style-type: none"> <li>• Beam delivered as spills                     <ul style="list-style-type: none"> <li>- Deadtime computation complexities</li> <li>- Less test efficiency</li> </ul> </li> <li>• Lack of information about flux vs time</li> <li>• DUT alignment accuracy</li> <li>• Limited cable to control room</li> </ul>	<ul style="list-style-type: none"> <li>• Vacuum test complexities</li> <li>• Device preparation difficulties</li> <li>• Effective LET depends on device thickness</li> </ul>

# Heavy Ions – SEL Test Results

## □ VCC\_AUX / VCC\_PSAUX





## □ VCC\_AUXIO




# Heavy Ions – SEU Test Results (1)

## □ Configuration RAM





## □ Xilinx scaling family trends




based on [7]

# Heavy Ions – SEU Test Results (2)

## □ BRAM and Distributed RAM



## □ User Flip-Flops



# Heavy Ions – HD IO Hard Failure

- Observed permanent stuck at failure of HD IOs (operation at 3.3V) input
  - Output driver is still operating correctly
  - Input is stuck at 1 or 0
  - Occurred during high LET tests (Xe and Ni)
  - Does not seem to be contention with tester
    - 100 Ohm resistor connected between


# High-Energy Electron – Facility

## □ VESPER

- Energy Range: 60 – 200 MeV
- Flux:  $7 \times 10^6$  –  $1 \times 10^8$  e-/cm<sup>2</sup>/s
- Beam delivered as pulses,  
with 0.8-10 Hz frequency
- Beam size: 2 cm x 2 cm


## □ SEE mechanisms

- Indirect ionization
- Direct ionization is negligible  
(LET  $\approx 1 \times 10^{-3}$  MeV/cm<sup>2</sup>/mg)




# HE Electron – SEL Test Results

- ❑ No SEL events observed on any power domain





# HE Electron – SEU Test Results

## □ Configuration RAM



## □ BRAM and Distributed RAM



# Conclusion and Future Work

- ❑ Radiation test results for the Xilinx Ultrascale+ ZU3EG MP-SoC FPGA
  - Implemented test setup
  - Overview of used test facilities
  - SEE sensitivity
    - Standard and ultra-high energy heavy-ion
    - High-energy electron
- ❑ Further tests and analysis
  - Low Energy Protons (RADEF)
  - High Energy Protons (PSI)
- ❑ Deeper analysis of the Processing System

# Thank You!

# Questions?

Thomas Lange [thomas.lange@iroctech.com](mailto:thomas.lange@iroctech.com)

Maximilien Glorieux [maximilien.glorieux@iroctech.com](mailto:maximilien.glorieux@iroctech.com)

# References

- ❑ [1] Multimedia Gallery – JUICE  
[http://sci.esa.int/science-e-media/img/cd/JUICE\\_mission\\_1280.jpg](http://sci.esa.int/science-e-media/img/cd/JUICE_mission_1280.jpg)
- ❑ [2] Zynq UltraScale+ MPSoC Product Advantages  
<https://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html>
- ❑ [3] Xilinx Zynq Ultrascale+ MP-SoC Product Tables and Product Selection Guide  
<https://www.xilinx.com/support/documentation/selection-guides/zynq-ultrascale-plus-product-selection-guide.pdf#EG>
- ❑ [4] Heavy Ion SEE Testing of XC7K70T, Kintex7 family FPGA from Xilinx Presented by Pierre GARCIA  
<https://indico.esa.int/indico/event/130/session/14/contribution/42/material/slides/0.pdf>
- ❑ [5] Available particles inside the cocktail  
<http://www.cyc.ucl.ac.be/HIF/HIF.php>
- ❑ [6] Xilinx TRMTool Industry's First Triple Modular Redundancy Development Tool for Re-Configurable FPGAs  
[https://www.xilinx.com/publications/prod\\_mktg/TRMTool-2015.pdf](https://www.xilinx.com/publications/prod_mktg/TRMTool-2015.pdf)
- ❑ [7] D. S. Lee et al., "*Single-Event Characterization of the 20 nm Xilinx Kintex UltraScale Field-Programmable Gate Array under Heavy Ion Irradiation*," 2015 IEEE Radiation Effects Data Workshop (REDW), Boston, MA, 2015, doi: 10.1109/REDW.2015.7336736