

Single Event Characterization of a Xilinx UltraScale+ MP-SoC FPGA

<u>Thomas LANGE</u>, Maximilien GLORIEUX, Adrian EVANS, A-Duong IN, Thierry BONNOIT, Dan ALEXANDRESCU iRoc Technologies – France

Cesar BOATELLA POLO, Carlos URBINA ORTEGA, Veronique FERLET-CAVROIS ESA/ESTEC – Netherlands

Maris TALI, Ruben GARCIA ALIA CERN – Switzerland/France

> SpacE FPGA Users Workshop – SEFUW 2018 Tuesday, April 10th 2018

Outline



Motivation

Test Setup

□ Facilities

- Test Results
- Conclusion and Future Work

ESA project to study radiation sensitivity of components operating in JUICE environment

- 3 classes of devices tested
 - \circ Commercial SRAMs
 - SRAM-Based FPGA
 - \circ CPU/SoC
- All devices tested under
 - ✓ Heavy Ions (UCL, CERN H8)
 - ✓ High Energy Electrons (VESPER)
 - × High Energy Protons (PSI in May 2018)
 - ✓ Low Energy Protons (RADEF)





Motivation – XCZU3EG Overview (1)

□ Latest generation Xilinx MP-SoC

- Ultrascale architecture FPGA
- ARM based processing system (4x A53 + 2x R5)
- Manufactured in TSMC FinFET 16nm Technology



TECH

Motivation – XCZU3EG Overview (2)

□ Characteristics of Zynq Ultrascale+ EG devices

		Device Name ⁽¹⁾	ZU2E(ZU3EG	U4EG	ZU5EG	ZU6EG	ZU7EG	ZU9EG	ZU11EG	ZU15EG	ZU17EG	ZU19EG
Applic	ation	Processor Core			Quad-core ARM [®] Cortex [™] -A53 MPCore [™] up to 1.5GHz								
Proces	ssor Unit	Memory w/ECC		L1 C	ache 32	2KBI/Dp	oer core,	L2 Cache	1MB, on	-chip Me	mory 256	КВ	
Real-T	ime	Processor Core			Du	al-core A	RM Corte	ex-R5 MP	Core [™] u	p to 600N	ЛНz		
2 Proces	ssor Unit	Memory w/ECC		L1 Ca	che 32KB I / D per core, Tightly Coupled Memory 128KB per core								
E Graph	ic & Video	Graphics Processing Unit		Mali™-400 MP2 up to 667MHz									
& Acceleration		Memory			L2 Cache 64KB								
S	al Momory	Dynamic Memory Interface			x32/x	64: DDR4	, LPDDR4	, DDR3, E	DR3L, LF	DDR3 wi	th ECC		2U19EG 1,143 1,045 523 9.8 34.6 36.0 11 1,968 5 4 4 1 4 1 4 4 1 4 4 28
External Memory	Static Memory Interfaces			NAND, 2x Quad-SPI									
Connectivity Integrated Block Functionality	High-Speed Connectivity		PCle [®] Ge	le® Ge <mark>1</mark> 2 x4, 2x USB3.0, SATA 3.1, DisplayPort, 4x Tri-mode Gigabit Ethernet									
	General Connectivity 2xUSB 2.0, 2x SD/SDIO, 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO												
	Power Management			Full / Low / PL / Battery Power Domains									
		Security			RSA, AES, and SHA								
	onanty	AMS - System Monitor			10-bit, 1MSPS – Temperature and Voltage Monitor								
PS to PL li	S to PL Interface 12 x 32/64/128b AXI Ports												
Progra	ammahla	System Logic Cells (K)	103	154	192	256	469	504	600	653	747	926	1,143
Functi	ionality	CLB Flip-Flops (K)	94	141	176	234	429	461	548	597	682	847	1,143 1,045 523 9.8 34 6
i unce	ondirey	CLB LUTs (K)	47	71	88	117	215	230	274	299	341	423	523
~		Max. Distributed RAM (Mb)	1.2	1.8	2.6	3.5	6.9	6.2	8.8	9.1	11.3	8.0	9.8
E Memo	ory	Total Block RAM (Mb)	5.3	7.6	4.5	5.1	25.1	11.0	32.1	21.1	26.2	28.0	34.6
	gic	UltraRAM (Mb)	-	-	13.5	18.0	-	27.0	-	22.5	31.5	28.7	36.0
<u></u> Clocki	ng	Clock Management Tiles (CMTs)	3	3	4	4	4	8	4	8	4	11	11
ple		DSP Slices	240	360	728	1,248	1,973	1,728	2,520	2,928	3,528	1,590	1,968
Ĕ		PCI Express [®] Gen 3x16 / Gen4x8	-	-	2	2	-	2	-	4	-	4	5
EIntegr	ated IP	150G Interlaken	-	-	-	-	-	-	-	1	-	2	4
19 0		100G Ethernet MAC/PCS w/RS-FEC	-	-	-	-	-	-	-	2	-	2	4
2		AIVIS - System Monitor	T	T	10	1	1	1	1	1	1	T	1
Transo	ceivers	GTH 10.3GD/S Transceivers	-	-	10	10	24	24	24	32	24	44	44
		GIT 32.75GD/S Transcelvers	- 1	- 2 21			-	-	1 2 21 2			Zð	
Speed	Grades	Extended."	-1	-Z -ZL	-1 -2 -2L -3 -1 -1L -2								
		industrial						1 - 1L - Z					

SEFUW 2018

[3]

TECH-

Test Setup – Requirements



□ SEL monitoring on all 19 power domains

SEU characterisation of

FPGA

- Configuration RAM (CRAM)
- o Block RAM (BRAM) & Distributed RAM (DistRAM)
- Flip-flops (FFs)

Processing system

- $\,\circ\,$ Single thread benchmark execution on R5 processor core
 - Coremark and PI FFT benchmark
- ECC enabled on all internal memories

Test Setup – Test Board Overview



IKOCECH-



Test Setup – General Test Setup



Test Setup – Package Preparation



Available particles and penetration range at UCL HIF

lon	DUT energy [MeV]	Range [µm Si]	
¹³ C ⁴⁺	131	269.3	
²² Ne ⁷⁺	238	202.0	
²⁷ Al ⁸⁺	250	131.2	
⁴⁰ Ar ¹²⁺	379	120.5	
⁵³ Cr ¹⁶⁺	513	107.6	
⁵⁸ Ni ¹⁸⁺	582	100.5	
⁸⁴ Kr ²⁵⁺	769	94.2	
¹²⁴ Xe ³⁵⁺	995	73.1	[5]

□ Flip-chip die

- Die directly interfaced on the PCB package
- Radiation from the backside
- \blacktriangleright Die thinned to 73 μ m
 - Senon penetration range 73.1 μm

SEFUW 2018

TECH

Test Setup – FPGA Test Methodologies

CRAM scrubbing with SEM-IP

- Reflects real usage of FPGA in space application
- Avoid accumulation of CRAM upsets
- Live CRAM error reporting during the test (UART output of SEM-IP sent via tester)

BRAM and DistRAM

- Build as two memory arrays
- Accessible via external pins (address + data)
- Tester generates WRITE/READ patterns (similar to a SRAM component test)

□ Two flip-flop chain configurations

- Standard FF chain
- XTMR chain

Instance	Standard FF Chain	+ TMR Chain
CRAM	28 Mb	28 Mb
BRAM	7.8 Mb	7.8 Mb
DistRAM	0.88 Mb	0.88 Mb
FF	96 000	48 000
TMR	0	16 000

Test Setup – FPGA Test Methodologies



Two flip-flop chain configurations

- Standard FF chain
- XTMR chain

Instance	Standard FF Chain	+ TMR Chain
CRAM	28 Mb	28 Mb
BRAM	7.8 Mb	7.8 Mb
DistRAM	0.88 Mb	0.88 Mb
FF	96 000	48 000
TMR	0	16 000

IROCTECH



Heavy Ions – Facilities

UCL HIF

- typical fluence per condition:
 - \circ Carbon (LET = 1.3 MeV/mg/cm²): 5e6 hi/cm²
 - \circ Xenon (LET = 62.5 MeV/mg/cm²): 1.5e5 hi/cm²

□ CERN H8 ultra-high energy Xe beam

- Energy = 30 GeV/amu → Ion range ≈ 6 cm
- LET = 3.7 MeV/mg/cm²
- typical fluence per condition: 1e5 hi/cm²

□ Facility comparison CERN H8 vs UCL HIF



	CERN H8	UCL HIF	FF-
Pros	 Test in air No need to de-lid / thin devices Up to 90° tilt angles 	 Relatively constant flux Moving stage in the vacuum chamber Accurate alignment (LASER) 	H
Cons	 Beam delivered as spills Deadtime computation complexities Less test efficiency Lack of information about flux vs time DUT alignment accuracy Limited cable to control room 	 Vacuum test complexities Device preparation difficulties Effective LET depends on device thickness 	

SEFUW 2018



Heavy Ions – SEL Test Results



SEFUW 2018



Heavy Ions – SEU Test Results (1)



□ Xilinx scaling family trends



SEFUW 2018



Heavy Ions – SEU Test Results (2)



Heavy Ions – HD IO Hard Failure



Observed permanent stuck at failure of HD IOs (operation at 3.3V) input

- Output driver is still operating correctly
- Input is stuck at 1 or 0
- Occurred during high LET tests (Xe and Ni)
- Does not seem to be contention with tester
 - $\,\circ\,$ 100 Ohm resistor connected between



High-Energy Electron – Facility

UVESPER

- Energy Range: 60 200 MeV
- ➢ Flux: 7x10⁶ − 1x10⁸ e-/cm²/s
- Beam delivered as pulses, with 0.8-10 Hz frequency
- Beam size: 2 cm x 2 cm

SEE mechanisms

- Indirect ionization
- ➢ Direct ionization is negligible (LET ≈ $1x10^{-3}$ MeV/cm²/mg)





HE Electron – SEL Test Results

□ No SEL events observed on any power domain





HE Electron – SEU Test Results

Configuration RAM







Conclusion and Future Work



- Implemented test setup
- Overview of used test facilities
- SEE sensitivity
 - o Standard and ultra-high energy heavy-ion
 - High-energy electron
- □ Further tests and analysis
 - Low Energy Protons (RADEF)
 - High Energy Protons (PSI)

Deeper analysis of the Processing System





Thank You!

Questions?

Thomas Lange <u>thomas.lange@iroctech.com</u> Maximilien Glorieux <u>maximilien.glorieux@iroctech.com</u>

IROCTECH-

References

- [1] Multimedia Gallery JUICE http://sci.esa.int/science-e-media/img/cd/JUICE mission 1280.jpg
- [2] Zynq UltraScale+ MPSoC Product Advantages https://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html
- [3] Xilinx Zynq Ultrascale+ MP-SoC Product Tables and Product Selection Guide <u>https://www.xilinx.com/support/documentation/selection-guides/zynq-ultrascale-plus-product-selection-guide.pdf#EG</u>
- □ [4] Heavy Ion SEE Testing of XC7K70T, Kintex7 family FPGA from Xilinx Presented by Pierre GARCIA <u>https://indico.esa.int/indico/event/130/session/14/contribution/42/material/slides/0.pdf</u>
- [5] Available particles inside the cocktail <u>http://www.cyc.ucl.ac.be/HIF/HIF.php</u>
- □ [6] Xilinx TMRTool Industry's First Triple Modular Redundancy Development Tool for Re-Configurable FPGAs <u>https://www.xilinx.com/publications/prod_mktg/TRMTool-2015.pdf</u>
- [7] D. S. Lee et al., "Single-Event Characterization of the 20 nm Xilinx Kintex UltraScale Field-Programmable Gate Array under Heavy Ion Irradiation," 2015 IEEE Radiation Effects Data Workshop (REDW), Boston, MA, 2015, doi: 10.1109/REDW.2015.7336736