

# SERESSA International School

## 12-16 Nov. 2018

Monday 12 November 2018 - Friday 16 November 2018

ESA/ESTEC



## Book of Abstracts



# Contents

ADC12DJ3200QML-SP SEE Radiation Testing Results . . . . .	1
Accurate Abstraction and High Level Modeling and Validation of SEE in Electronic Systems . . . . .	1
Analysis and Design Techniques for Reconfigurable System Reliability in Harsh Environ- ments . . . . .	2
Atmospheric radiation . . . . .	2
Automotive safety challenges based on AEC Q100 / ISO 26262 requirement . . . . .	2
COTS in Space: Constraints, Limitations and Disruptive Capability . . . . .	2
COTS in Space: Experience and lessons learned at ESA . . . . .	3
COTS in Space: Qualified commercial components for space . . . . .	3
COTS on ground: Ultra-High energies radiation test facilities . . . . .	3
Coffee and posters . . . . .	3
Concluding remarks . . . . .	3
Development of a Hardened 150nm Standard Cell library . . . . .	4
Development of device for testing electronics in radiation harsh environment using Timepix detectors . . . . .	4
Development of read-out interfaces for pixel particle detector Timepix . . . . .	4
Development of the MIRAM radiation monitor . . . . .	5
EEE Parts in the New Space Paradigm . . . . .	5
ESTEC High Bay and test rooms visit . . . . .	6
Error-rate Prediction for Programmable Circuits: Methodology, Tools and Studied Cases	6
Fault Injection Methodologies . . . . .	6
Laser Testing: Laser Simulation Test Possibilities and Facilities . . . . .	6
Measurements using novel monolithic pixel radiation detectors . . . . .	7
Microprocessor testing: characterization tests, mitigation . . . . .	7

Mitigation in ASICs and FPGAs . . . . .	8
Modeling of SET Generation in Standard CMOS Logic Gates . . . . .	8
Multi and Many core Processors: Fault tolerance and Radiation tests . . . . .	9
New Developments in FPGA: SEUs and Fail-Safe Strategies . . . . .	9
New Paradigm of error correction used for reliable embedded memories in aerospace applications . . . . .	10
On-membrane PD SOI MOSFET with micro-heater for TID in-situ annealing: experiments versus Eldo and Atlas simulations. . . . .	10
Opening speeches and program overview . . . . .	10
Radiation Effects Hardness Assurance for space mission . . . . .	11
Radiation tests of advanced SRAM memories . . . . .	11
Radiation-Hardening-By-Design for the Warm Front-End Electronics of the X-IFU/ATHENA Space Observatory . . . . .	11
Recent studies at the three irradiation facilities from the CNA and the coming upgrade. . . . .	12
SEE effects on VLSI devices (ASIC and FPGA) . . . . .	12
SEU screening using an Am-Be neutron source . . . . .	12
Simulating radiation effects of imaging detectors using Pyxel simulation framework . . . . .	13
Single Event Effect Tester for SmartFusion2 FPGAs . . . . .	14
Single Event Effects (SEE): Mechanisms and Classifications . . . . .	14
Single Event Effects Induced by Heavy Ion and Single Photon Pulsed Laser Irradiation on Atom Switch based Field Programmable Gate Array . . . . .	15
Single Event Effects Test Methods . . . . .	15
Solar Cells . . . . .	15
Space Environments . . . . .	16
System Hardening and Real Applications . . . . .	16
TID and TNID . . . . .	16
Technical training . . . . .	16
The SpacePix radiation monitor (SXRm) . . . . .	17

**Tests and simulations / 47**

## ADC12DJ3200QML-SP SEE Radiation Testing Results

**Author:** Kyle Lewis<sup>1</sup>

**Co-author:** Robert Taft<sup>1</sup>

<sup>1</sup> TI

**Corresponding Authors:** kylelewis@ti.com, robert.taft@ti.com

The ADC12DJ3200QML is an RF-sampling giga-sample ADC that can directly sample input frequencies from DC to above 10 GHz. In dual channel mode, ADC12DJ3200 can sample up to 3200-MSPS and in single channel mode up to 6400-MSPS. Programmable tradeoffs in channel count (dual channel mode) and Nyquist bandwidth (single channel mode) allow development of flexible hardware that meets the needs of both high channel count and wide instantaneous signal bandwidth applications. Full power input bandwidth (-3 dB) of 7.0 GHz, with usable frequencies exceeding the -3 dB point in both dual and single channel modes, allows direct RF sampling of L-band, S-band, C-band and X-band for frequency agile systems.

ADC12DJ3200 uses a high speed JESD204B output interface with up to 16 serialized lanes and subclass-1 compliance for deterministic latency and multi-device synchronization. The serial output lanes support up to 12.8 Gbps and can be configured to trade-off bit rate and number of lanes. Innovative synchronization features, including noiseless aperture delay (TAD) adjustment and SYSREF windowing, simplify system design for phased array radar and MIMO communications. Optional digital down converters (DDCs) in dual channel mode allow for reduction in interface rate (real and complex decimation modes) and digital mixing of the signal (complex decimation modes only).

The ADC12DJ3200QML was put through heavy ion testing using the TAMU 15 MeV K500 Cyclotron. The device was monitored for Single Event Latch-up (SEL), Single Event Functional Interrupt (SEFI) and Single Event Upset (SEU).

A summary of the testing is as follows:

- The ADC's JESD204B link always self-recovers from radiation events and without user intervention.
- The ADC exhibits no functional interrupts (SEFI) or performance degradations under the beam.
- No user-programmable or fuse-backed device registers are corrupted under the beam.
- Calibration vectors are not corrupted under the beam while running in either foreground or background calibration modes.
- The ADC12DJ3200 does not exhibit SEL beyond an LET of 120 MeV cm<sup>2</sup> / mg using datasheet maximum supply voltages and T<sub>j</sub> = 125C.
- The total ionizing dose (TID) rating of the ADC12DJ3200 is 300 krad(Si).

**Tests and simulations / 24**

## Accurate Abstraction and High Level Modeling and Validation of SEE in Electronic Systems

**Author:** Otmane Ait Mohamed<sup>1</sup>

<sup>1</sup> University Concordia

**Corresponding Author:** otmane.aitmohamed@concordia.ca

In this talk, we will be discussed the practical use of formal based techniques, such as SAT, SMT and probabilistic model checker to analyze SEEs at logical and higher abstraction levels. Through examples, we will illustrate each approach and its benefits.

COTS / 46

## **Analysis and Design Techniques for Reconfigurable System Reliability in Harsh Environments**

**Authors:** Ludovica Bozzoli<sup>1</sup>; Luca Sterpone<sup>1</sup>

<sup>1</sup> *Politecnico di Torino - DAUIN*

**Corresponding Authors:** ludovica.bozzoli@polito.it, luca.sterpone@polito.it

ABSTRACT - SRAM-based Field Programmable Gate Arrays (FPGAs) in Aerospace Applications are increasingly attractive for their high integration and reprogrammability but their configuration memory still suffers of and high radiation sensitivity and still requires long time to be reconfigured in-flight. Thus, dependability and performability of such systems are major concerns in safety-critical and mission-critical applications. The in-depth knowledge of low-level resources implementation is a key point to develop more reliable and efficient systems.

Space and atmospheric environments / 6

## **Atmospheric radiation**

**Author:** Frédéric WROBEL<sup>1</sup>

<sup>1</sup> *University Montpellier 2 - IES*

**Corresponding Author:** frederic.wrobel@ies.univ-montp2.fr

Mitigation and Hardening / 29

## **Automotive safety challenges based on AEC Q100 / ISO 26262 requirement**

**Author:** Sung Chung<sup>1</sup>

<sup>1</sup> *QRT Inc.*

**Corresponding Author:** ss.golanmo@gmail.com

COTS / 31

## **COTS in Space: Constraints, Limitations and Disruptive Capability**

**Author:** Michel Pignol<sup>1</sup>

<sup>1</sup> *CNES*

**Corresponding Author:** michel.pignol@cnes.fr

This talk describes one application of CNES methodology for allowing using commercial (COTS) digital electronic components in large spacecrafts. The required steps the components have to successfully pass before to be authorized to fly are presented. Then, the limitation concerning COTS

usable performance is outlined. Even if these specificities reduce the attractiveness of commercial components, several project configurations are highlighted where COTS components are feasibility factor for the space mission due to their contribution to system performance.

COTS / 34

## **COTS in Space: Experience and lessons learned at ESA**

**Authors:** COTS Steering Committee and Working Group members<sup>1</sup>; Karin Lundmark<sup>1</sup>

<sup>1</sup> *ESA*

**Corresponding Author:** karin.lundmark@esa.int

COTS / 32

## **COTS in Space: Qualified commercial components for space**

**Author:** Jaime Estela<sup>1</sup>

<sup>1</sup> *Spectrum ARC GmbH*

**Corresponding Author:** jaime.estela@spectrum-aerospace.com

Commercial electronics compared to their space qualified counterparts are increasingly proving to be fit for use in space. High performance and reliability together with reduction of qualification costs and less testing time play an important role in the development of the space market. Space-COTS are commercial components qualified for small satellite missions, which support the NewSpace technology development.

COTS / 33

## **COTS on ground: Ultra-High energies radiation test facilities**

**Author:** Ruben Garcia Alia<sup>1</sup>

<sup>1</sup> *CERN*

**Corresponding Author:** ruben.garcia.alia@cern.ch

**Organization / 55**

## **Coffee and posters**

**Organization / 15**

## **Concluding remarks**

**Authors:** Raoul Velazco<sup>1</sup>; Gregoire Deprez<sup>2</sup>; Christian POIVEY<sup>2</sup>; Veronique Ferlet-Cavrois<sup>2</sup>; Agustin Fernandez-Leon<sup>2</sup>; Ali Zadeh<sup>2</sup>; Jaime Estela<sup>3</sup>

<sup>1</sup> *Laboratoire TIMA*

<sup>2</sup> *ESA*

<sup>3</sup> *Spectrum ARC GmbH*

**Corresponding Authors:** agustin.fernandez-leon@esa.int, ali.mohammadzadeh@esa.int, christian.poivey@esa.int, veronique.ferlet-cavrois@esa.int, gregoire.deprez@esa.int, jaime.estela@spectrum-aerospace.com, raoul.velazco@univ-grenoble-alpes.fr

**Mitigation and Hardening / 28**

## Development of a Hardened 150nm Standard Cell library

**Author:** Joao Baptista dos Santos<sup>1</sup>

<sup>1</sup> *Santa Maria Design House*

**Corresponding Author:** joao.baptista@smdh.org

The effects produced by radiation on integrated circuits can be classified into Single Event Effects (SEE) related to transient problems and Total Ionization Dose (TID) effects that arise due to the long exposure time ionizing radiation. The mitigation of these effects on integrated circuits can be done in three ways: Manufacturing Process Level, Architectural Level (redundancy) and Layout Level. The work presented here deals with the third way of mitigation, that is, the cell library design of radiation tolerant integrated circuits. Designed and manufactured in silicon on 150nm technology, the SMDH-RH library is based on the use of guard rings and the application of closed geometry techniques (ELT – Enclosed Layout Transistor). The library includes simple and complex digital logic gates. It was tested in space as payload of a nanosatellite (NanosatC-Br1), launched in space in 2014 and still in activity, being approved its operation and functionality.

**Radiation effects (SEE, TID, TNID) / 42**

## Development of device for testing electronics in radiation harsh environment using Timepix detectors

**Authors:** Jan Broulim<sup>None</sup>; Pavel Broulim<sup>None</sup>; Michael Holik<sup>None</sup>; Jan Zich<sup>None</sup>; Petr Burian<sup>None</sup>; Vjaceslav Georgiev<sup>None</sup>; Vladimir Pavlicek<sup>None</sup>

Single Event Effects (SEE), caused generally by single energetic particles, pose an important issue when implementing electronics in a harsh radiation environment. In this work, we present an electronic system for measuring SEEs timely and spatially correlated with Timepix detectors. The Timepix detector is a semiconductor pixel detector, which contains 256 x 256 pixels. It provides energy or time information for each hit pixel. Our experimental setup consists of FPGA based board synchronized with Timepix readout (Timepix and spectrometer readout interface) and a replaceable Device Under Test (DUT), which can consist of various type of circuits, including D flip-flops, Random Access Memory (RAMs), or Field Programmable Gate Arrays (FPGAs).

**Mitigation and Hardening / 39**

## Development of read-out interfaces for pixel particle detector Timepix



**Authors:** Milan Malich<sup>None</sup>; Jan Broulim<sup>1</sup>; Michael Holik<sup>2</sup>; Jan Zich<sup>1</sup>

<sup>1</sup> *University of West Bohemia*

<sup>2</sup> *IEAP CTU in Prague; FEE UWB in Pilsen*

**Corresponding Authors:** milan.malich@cvut.cz, jan.zich@cern.ch, broulim@kae.zcu.cz, michael.holik.cz@gmail.com

Development of read-out interfaces dedicated for the advanced hybrid radiation pixel detector Timepix will be presented. A basic concept and importance of a read-out interface as an absolutely necessary supporting electronics for proper operation and exploitation of the radiation detector Timepix and its advanced features will be explained. Then several application specific variants of read-out interfaces will be demonstrated (e.g. small size portable device, stand alone remotely controlled device, harsh radiation environment operated device, vacuum operated device, educational kit or space environment radiation monitor...) and fulfillment of diverse requirements on the design of each variant will be discussed.

## Space and atmospheric environments / 40

### Development of the MIRAM radiation monitor

**Authors:** Michael Holik<sup>1</sup>; Jan Broulim<sup>2</sup>; Jan Zich<sup>2</sup>; Milan Malich<sup>None</sup>

<sup>1</sup> *IEAP CTU in Prague; FEE UWB in Pilsen*

<sup>2</sup> *University of West Bohemia*

**Corresponding Authors:** milan.malich@cvut.cz, michael.holik.cz@gmail.com, jan.zich@cern.ch, broulim@kae.zcu.cz

Concept, purpose and functionality of the highly miniaturized radiation monitor (MIRAM) will be presented. The monitor is a specialized device with purpose of radiation field monitoring-characterization and online composition recognition with purpose to be deployed and operated on the earth orbit satellites. The device is currently being developed for ESA-ESTEC institution. Design has to meet a set of strict requirements on low power consumption, small weight, low-particle recognition, long term stability and precision of measurements and also radiation hardness. The device is based on hybrid semiconductor pixel detector Timepix3 (256x256 pixels with TOT and TOA information) with single particle recognition capability accompanied with single pad diodes of different materials to optimize energy range resolution.

## Mitigation and Hardening / 10

### EEE Parts in the New Space Paradigm

**Author:** Kenneth LaBel<sup>1</sup>

<sup>1</sup> *NASA-GSFC*

**Corresponding Author:** kenneth.a.label@nasa.gov

As the space business rapidly evolves to accommodate a lower cost model of development and operation via concepts such as commercial space and small spacecraft (aka, CubeSats and swarms), traditional EEE parts screening and qualification methods are being scrutinized under a risk reward trade space. In this presentation, two basic concepts will be discussed: The movement from complete risk aversion EEE parts methods to managing and/or accepting risk via alternate approaches; and discussion of emerging assurance methods to reduce overdesign as well emerging model based mission assurance (MBMA) concepts. Example scenarios will be described as well as consideration for trading traditional versus alternate methods.

**Organization / 14**

## **ESTEC High Bay and test rooms visit**

**Tests and simulations / 21**

### **Error-rate Prediction for Programmable Circuits: Methodology, Tools and Studied Cases**

**Author:** Raoul Velazco<sup>1</sup>

<sup>1</sup> *Laboratoire TIMA*

**Corresponding Author:** raoul.velazco@univ-grenoble-alpes.fr

This presentation describes a method devoted to SEU error-rate prediction for processor-based architectures. The proposed method combines results issued from fault-injection, performed at circuit by means of CEU (Code Emulated Upsets), to those issued from radiation ground tests. It allows predicting error rates without requiring radiation ground-tests for future applications. The approach was successfully applied to processors and FPGAs and is illustrated by three representative case-studies.

**Tests and simulations / 25**

### **Fault Injection Methodologies**

**Author:** Luis Entrena Arrontes<sup>1</sup>

<sup>1</sup> *Universidad Carlos III Madrid*

**Corresponding Author:** entrena@ing.uc3m

Fault injection is a widely used method to evaluate fault effects and error mitigation in a design. While not a replacement for standard Radiation- Hardness Assurance methodologies, it can provide valuable information in a quick and inexpensive manner. Moreover, recent developments have improved performance by several orders of magnitude, thus enabling the realization of extremely large fault injection campaigns. Today, fault injection can be used to forecast the expected circuit behaviour in the occurrence of SEUs and SETs, validate error mitigation approaches and detect weak areas that require error mitigation. This talk will review the most relevant fault injection methods, covering software-based techniques, simulation techniques and FPGA-based emulation techniques. Recent advances for SET and MCU emulation will also be presented.

**Tests and simulations / 27**

### **Laser Testing: Laser Simulation Test Possibilities and Facilities**

**Author:** Dale McMorrow<sup>1</sup>

<sup>1</sup> *Naval Research Laboratory*

**Corresponding Author:** dale.mcmorrow@nrl.navy.mil

Carrier generation induced by pulsed-laser excitation has become an essential tool for the investigation of single-event effects (SEEs) of micro- and nano-electronic structures. The qualitative capabilities of this approach include, among others, sensitive node identification, radiation hardened circuit verification, basic mechanisms investigations, model validation and calibration, screening devices for space missions, and fault injection to understand error propagation in complex circuits. Recent effort has built upon the success enabled by these qualitative benefits, and has focused on putting the laser SEE approaches on a more quantitative basis. This presentation will present the basic physics associated with the single-photon and two-photon excitation processes, as well as numerous case studies.

**Tests and simulations / 49**

## Measurements using novel monolithic pixel radiation detectors

**Author:** Anežka Kabátová<sup>1</sup>

**Co-authors:** Tomáš Benka<sup>1</sup>; Miroslav Havránek<sup>1</sup>; Mária Marčíšovská<sup>1</sup>; Michal Marčíšovský<sup>1</sup>; Petr Suchánek<sup>2</sup>; Peter Švihra<sup>1</sup>; Matěj Vaculčíak<sup>1</sup>; Pavel Vančura<sup>1</sup>; Václav Vrba<sup>1</sup>

<sup>1</sup> FNSPE CTU in Prague

<sup>2</sup> ESC Aerospace, Prague

**Corresponding Authors:** anezka.kabatova@gmail.com, vancupa2@fel.cvut.cz, matej.vaculciak@cern.ch

The presented radiation detection device X-CHIP-03 is a monolithic silicon detection chip based on 180 nm SoI technology. The chip consists of square pixel cells with a 60  $\mu\text{m}$  pitch forming an array of 64 x 64 pixels covering an active surface of 3.84 x 3.84 mm<sup>2</sup>. X-CHIP-03 has two operation modes – hit counting mode and ADC mode dedicated to the measurement of deposited energy in pixels.

Among other applications, X-CHIP-03 serves as a technology demonstrator for the SpacePix ASIC, which will be a key component of SpacePix Radiation Monitor (SXRМ) - a new detector designed for space dosimetry with wide dynamic range and logarithmic amplifier.

One of the requirements to meet such a challenging task is a disponibility of sufficient SEU tolerance. For the evaluation of SEU cross-section of X-CHIP03, data from irradiation by protons and various ions (helium, carbon, xenon, argon, neon) were used.

Besides SEU measurement, a response to radionuclide sources of <sup>55</sup>Fe and <sup>238</sup>Pu was evaluated to demonstrate the universality of X-CHIP-03 usage.

**Tests and simulations / 22**

## Microprocessor testing: characterization tests, mitigation

**Author:** Heather Quinn<sup>1</sup>

<sup>1</sup> Los Alamos National Laboratory

**Corresponding Author:** hquinn@lanl.gov

Most satellites use radiation-hardened microprocessors, as many organizations are concerned that a microprocessor failure could be catastrophic to the mission. Most radiation hardened microprocessors are not as capable as commercial microprocessors, and the instrument's performance might

be affected by the microprocessor's capability. Commercial microprocessors can be useful for secondary, non-mission computations so that the radiation-hardened microprocessor has more capacity for mission critical processing. Qualifying a commercial microprocessor for space usage can be quite complicated, though. This talk will highlight methods for characterizing microprocessors for SEE failures, methods for mitigating microprocessors, and open questions regarding microprocessor resilience. The talk includes a short introduction to computer architecture for several types of microprocessors.

#### Mitigation and Hardening / 4

### Mitigation in ASICs and FPGAs

**Author:** Agustin Fernandez-Leon<sup>1</sup>

<sup>1</sup> ESA/ESTEC

**Corresponding Author:** agustin.fernandez-leon@esa.int

#### Radiation effects (SEE, TID, TNID) / 41

### Modeling of SET Generation in Standard CMOS Logic Gates

**Authors:** Marko Andjelkovic<sup>1</sup>; Milos Krstic<sup>1</sup>; Rolf Kraemer<sup>1</sup>

<sup>1</sup> IHP

**Corresponding Author:** andjelkovic@ihp-microelectronics.com

Single Event Transients (SETs), originating in combinational logic as a result of the passage of energetic particles, represent nowadays a serious reliability issue for electronics operating under radiation exposure. In that regard, analysis of the SET generation and propagation effects in combinational logic is an important step in the rad-hard design. To enable efficient SET evaluation, the SET generation and propagation models based on analytical formulations or look-up tables are used. In this work, the modeling of the SET generation effects in standard combinational logic gates designed in 130 nm CMOS process from IHP is addressed. The models for the two main parameters of SET generation (critical charge and SET pulse width) are introduced. The proposed models are derived through the conventional current-injection approach in SPICE simulations, and they provide advancement over the state-of-the-art models by considering important aspects that have been neglected in existing models.

The critical charge models are used to predict the minimum induced charge required to cause the SET voltage glitch at the output of a logic gate. A number of critical charge models have been proposed in literature. However, existing models have some important shortcomings such as: (a) some models do not consider all relevant parameters (e.g. load and temperature), (b) some models depend on technology-related parameters which are often not readily available to designers. As alternative to existing models, we introduce a model based on the linear superposition principle, i.e. the critical charge QCRIT is expressed as a sum of contributing components. The proposed model was derived from SPICE simulations with the double-exponential current source, and considers the dependence of QCRIT on 6 parameters: size factor of target gate ST, size factor of load gate SL, interconnection capacitance CW, supply voltage VDD, temperature TEMP and width of the injected current pulse TPULSE.

As the critical charge gives only the information on the circuit node's robustness to direct particle strikes, the knowledge of the SET voltage pulse width is required to estimate the probability that a generated SET voltage pulse will eventually cause a soft error. Most available SET pulse width models have been derived using the double-exponential current source as a SET current model. Although the double-exponential current model is useful for initial estimation of QCRIT, its inherent limitations lead to inaccurate prediction of the SET pulse width. Recently, a SET pulse width model considering the bias-dependence of the induced current pulse has been proposed by T. R. Assis et al. (IEEE IRPS, 2016), but this model requires extensive calibration with TCAD simulations. In contrast

to existing models, we propose a simple SET pulse width model derived from the current injection in SPICE using the bias-dependent current source proposed by J. S. Kauppila et al. (IEEE TNS, 2009). The proposed model expresses the SET pulse width in terms of particle's LET, drive strength of target gate ST and supply voltage VDD.

Extensive evaluation of the proposed models' accuracy with respect to SPICE results has been conducted. The proposed critical charge model provides very good accuracy (better than 90 %) for lower driving strengths of the target gate but the accuracy is lower for higher driving strengths. To resolve this issue, we intend to implement an error function for compensating the relative error. On the other side, the proposed SET pulse width model provides very good accuracy (better than 90 %) for higher values of LET but the relative error is higher for low LETs ( $LET < 2 \text{ MeV cm}^2 \text{ mg}^{-1}$ ). This issue is currently under investigation. Overall, the proposed models can be very useful for initial estimation of the SET generation effects in standard combinational gates. With improved accuracy, the models can be integrated into a design flow for automated estimation of the soft error rate (SER) of complex logic circuits.

## Tests and simulations / 26

### Multi and Many core Processors: Fault tolerance and Radiation tests

**Authors:** Pablo Ramos<sup>1</sup>; Vanessa Vargas<sup>1</sup>; Raoul Velazco<sup>2</sup>

<sup>1</sup> *Universidad de las Fuerzas Armadas-ESPE*

<sup>2</sup> *Laboratoire TIMA*

**Corresponding Authors:** [vcvargas@espe.edu.ec](mailto:vcvargas@espe.edu.ec), [pframos@espe.edu.ec](mailto:pframos@espe.edu.ec), [raoul.velazco@univ-grenoble-alpes.fr](mailto:raoul.velazco@univ-grenoble-alpes.fr)

This work evaluates the SEE static and dynamic sensitivity of a single-chip many-core processor having implemented 16 compute clusters, each one with 16 processing cores. A comparison of the dynamic tests when processing-cores cache memories are enabled and disabled is presented. The experiments were validated through radiation ground testing performed with 14 MeV neutrons on the MPPA-256 many-core processor manufactured in TSMC CMOS 28HP technology.

## Mitigation and Hardening / 19

### New Developments in FPGA: SEUs and Fail-Safe Strategies

**Author:** Melanie Berg<sup>1</sup>

<sup>1</sup> *NASA - GSFC*

**Corresponding Author:** [melanie.d.berg@nasa.gov](mailto:melanie.d.berg@nasa.gov)

Technology is changing at a fast pace. Transistor geometries are getting smaller, voltage thresholds are getting lower, design complexity is exponentially increasing, and user options are expanding. Consequently, reliable insertion of error detection and correction (EDAC) circuitry has become relatively challenging. As a response, a variety of mitigation techniques are being implemented. They range from weaker EDAC circuits that save area and power to strong mitigation strategies that come as a great expense to the system. Regarding FPGA and ASIC EDAC insertion, there is no "one-solution-fits-all." The user must be aware of plethora of concerns. As an example, each FPGA device-type requires a different mitigation strategy for various reasons. This presentation will focus on the susceptibilities of a variety of FPGA types and ASICs in the avionics and space environment. In addition, the user will be provided information on what are the optimal mitigation strategies per FPGA and ASIC. Internal device component mitigation versus system level mitigation will also be discussed.

**Mitigation and Hardening / 20****New Paradigm of error correction used for reliable embedded memories in aerospace applications****Corresponding Author:** fakhreddine.ghaffari@ensea.fr**Mitigation and Hardening / 45****On-membrane PD SOI MOSFET with micro-heater for TID in-situ annealing: experiments versus Eldo and Atlas simulations.****Authors:** Sedki Amor<sup>1</sup>; Valerya Kilchytska<sup>1</sup>; Nicolas André<sup>1</sup>; Guoli Li<sup>2</sup>; Ahmed Rebey<sup>3</sup>; Laurent Francis<sup>1</sup>; Denis Flandre<sup>1</sup><sup>1</sup> *Institute of Information and Communication Technologies, Electronics and Applied Mathematics, Université catholique de Louvain, Place du Levant, 3, 1348 Louvain-la-Neuve, Belgium.*<sup>2</sup> *Key Laboratory for Micro-/Nano-Optoelectronic Devices of Ministry of Education, School of Physics and Electronics, Hunan University, Changsha 410082, China.*<sup>3</sup> *University of Monastir, Faculty of Sciences, Unité de Recherche sur les Hétéro-Epitaxies et Applications, 5019 Monastir, Tunisia.***Corresponding Authors:** valeriya.kilchytska@uclouvain.be, laurent.francis@uclouvain.be, liguoli\_lily@hnu.edu.cn, sedki.amor@uclouvain.be, denis.flandre@uclouvain.be, ahmed.rebey@fsm.rnu.tn, nicolas.andre@uclouvain.be

Abstract: Silicon On Insulator (SOI) technology has already improved immunity to Single Event Effects (SEE) thanks to the presence of the Buried Oxide (BOX). However, this technology remain very sensitive to the Total Ionizing Dose (TID) [1]. In recent works, we have integrated micro-heaters in the close vicinity of Partially-Depleted (PD) Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs), in order to study the possibility of in-situ thermal annealing to recover from TID-induced degradations [2]. A complete recovery by in-situ thermal annealing was demonstrated, after the exposure to high doses of gamma and proton radiations[1, 3]. The bulk etching technique used to perform the membrane, possibly alters the typical MOSEFET's behaviour. In this paper, we use 2D Atlas simulations as well as Mentor Graphics ELDO simulations of the xfab XI10 1µm technology in order to confirm the experimentally observed trends. The simulated I-V characteristics were compared to the experimental measurements of the suspended PD SOI MOSFET.

[1] Amor S, André N, Kilchytska V, Tounsi F, Mezghani B, Gérard P, et al. In-situ thermal annealing of on-membrane silicon-on-insulator semiconductor-based devices after high gamma dose irradiation. *Nanotechnology*. 28(18):184001; 2017.

[2] Amor S, André N, Gérard P, Ali S, Udrea F, Tounsi F, et al. Reliable characteristics and stabilization of on-membrane SOI MOSFET-based components heated up to 335 C. *Semiconductor Science and Technology*. 32(1):014001; 2016.

[3] Francis LA, Sedki A, André N, Kilchytska V, Gérard P, Ali Z, et al., editors. A Low-Power and In Situ Annealing Technique for the Recovery of Active Devices After Proton Irradiation. *EPJ Web of Conferences*; 2018: EDP Sciences; 170.

**Organization / 12****Opening speeches and program overview****Authors:** Raoul Velazco<sup>1</sup>; Gregoire Deprez<sup>2</sup>; Christian POIVEY<sup>2</sup>; Veronique Ferlet-Cavrois<sup>2</sup>; Agustin Fernandez-Leon<sup>3</sup>; Ali Zadeh<sup>2</sup>; Jaime Estela<sup>4</sup><sup>1</sup> *Université Grenoble - TIMA*

<sup>2</sup> ESA<sup>3</sup> ESA / ESTEC - TEC-EPS<sup>4</sup> Spectrum ARC GmbH

**Corresponding Authors:** agustin.fernandez-leon@esa.int, ali.mohammadzadeh@esa.int, christian.poivey@esa.int, veronique.ferlet-cavrois@esa.int, gregoire.deprez@esa.int, raoul.velazco@univ-grenoble-alpes.fr, jaime.estela@spectrum-aerospace.com

## Mitigation and Hardening / 16

### Radiation Effects Hardness Assurance for space mission

**Author:** Stephen Buchner<sup>1</sup>

<sup>1</sup> *United States Naval Research Laboratory*

**Corresponding Author:** stephen.buchner.ctr@nrl.navy.mil

The approach used to ensure that parts will meet performance requirements for a mission operating in a radiation environment will be discussed. First part will mostly focus on Single Event Effect Hardness Assurance. A particular mission will be used to illustrate the method. Second part will develop total ionizing dose (TID) and displacement damage (DD) hardness assurance.

Rationale for defining Radiation Design Margin (RDM) requirements will be presented. Systematic errors and uncertainties on the different inputs needed to define the TID and DD RDM will be discussed.

## Tests and simulations / 23

### Radiation tests of advanced SRAM memories

**Corresponding Author:** ja.clemente@fdi.ucm.es

## Tests and simulations / 38

### Radiation-Hardening-By-Design for the Warm Front-End Electronics of the X-IFU/ATHENA Space Observatory

**Authors:** Si CHEN<sup>1</sup>; Damien PRÊLE<sup>1</sup>; Fabrice VOISIN<sup>1</sup>; Philippe LAURENT<sup>2</sup>; Andrea GOLDWURM<sup>2</sup>

<sup>1</sup> *APC Laboratory / CNRS*

<sup>2</sup> *APC Laboratory / CNRS / CEA*

**Corresponding Authors:** sichen@apc.in2p3.fr, andrea.goldwurm@cea.fr, voisin@apc.in2p3.fr, prele@apc.in2p3.fr, philippe.laurent@cea.fr

The ATHENA mission is an on-going X-Ray spacing observatory project of ESA, dedicated to the scientific theme « The Hot and Energetic Universe ». The 12-meter telescope will work in a halo orbit around the second Lagrangian point (L2 Sun-Earth) during its 5 year lifetime at the end of the next decade. The X-Ray spectral imager on board, X-IFU, based on 3840 superconducting microcalorimeters cooled to 50 mK, will provide a spectral resolution 10 times better than the best X-ray telescope nowadays.

The Warm Front-End Electronics (WFEE) subsystem is the first, non-cooled readout stage in the X-IFU detection chain. It is a mixed electronic system, including analog devices, such as the low noise amplifiers (LNA) and current sources for amplifying and biasing cryogenic stages. It also integrates digital devices: serial decoders RS485/I2C for configuring the current sources (current DAC). In the frame of the assessment phase (Phase A) of the mission, a first ASIC dedicated to the subsystem has been designed and tested. The ASIC is based on the 350 nm SiGe BiCMOS AMS technology, and integrates all the main functions needed for the WFEE.

In order to prevent the ASIC from the radiation space environment effects, RHBD (Radiation-Hardening-By-Design) techniques have been used to improve the radiation tolerance of the WFEE electronics. Their tolerances to the radiation effects TID and SEL have been tested and compared. The evolution of the main parameters of the LNA (gain and noise) and of the current source (output current and noise) with respect to different dose levels has also been measured. The measurements after irradiation show that the RHBD techniques are very effective for improving the radiation-hardened ability of the electronics circuits based on this technology. With the RHBD-enhanced design, the ASIC could fulfil the requirements of the ATHENA space mission.

Our poster will present the RHBD techniques used for the WFEE subsystem of X-IFU and the dose and latch-up tests done on the ASIC.

#### Tests and simulations / 51

### Recent studies at the three irradiation facilities from the CNA and the coming upgrade.

**Authors:** Pedro Martín-Holgado<sup>1</sup>; Yolanda Morilla<sup>1</sup>

<sup>1</sup> *Centro Nacional de Aceleradores*

**Corresponding Authors:** pmartinholgado@us.es, ymorilla@us.es

In this work we summarize some recent experiments carried out at the three different irradiation facilities from the Centro Nacional de Aceleradores (CNA), using either gamma radiation from a Co-60 source, or protons and neutrons from the particle accelerators. In addition, the main characteristics of a new chamber which will be available at CNA in the near future and specially designed to irradiate at elevated and cryogenic temperatures will be shown.

#### Radiation effects (SEE, TID, TNID) / 9

### SEE effects on VLSI devices (ASIC and FPGA)

**Author:** Luca Sterpone<sup>1</sup>

<sup>1</sup> *Politecnico di Torino*

**Corresponding Author:** luca.sterpone@polito.it

Radiation effects on VLSI technology are provoked when radiation particles such as neutrons, protons or heavy ions hit a sensitive region of the integrated circuits. Due to the progressive technology scaling, VLSI devices are becoming, more and more vulnerable to Single Event Effects (SEEs) and are subject to cumulative ionizing damage known as Total Ionization Dose (TID). This talk will firstly describe the state-of-the-art methodologies used for analysing the impact of radiation effects on modern FPGAs and ASICs by means of Computer Aided Design (CAD) tools and secondly, it will describe the state-of-the-art CAD design techniques for their mitigation.



**Tests and simulations / 50****SEU screening using an Am-Be neutron source**

**Authors:** Matteo Cecchetto<sup>1</sup>; Ruben Garcia Alia<sup>1</sup>; Fabio Pozzi<sup>1</sup>; Slawosz Uznanski<sup>1</sup>; Frédéric WROBEL<sup>2</sup>

<sup>1</sup> CERN

<sup>2</sup> University Montpellier 2 - IES

**Corresponding Authors:** ruben.garcia.alia@cern.ch, frederic.wrobel@ies.univ-montp2.fr, matteo.cecchetto@cern.ch

**I. ABSTRACT**

The Single Event Upset (SEU) characterization of electronic components, requiring characteristics of radiation-hardness and employed in high-energy accelerators, relies on the knowledge of high-energy hadron cross sections typically measured with high-energy protons. Preliminary irradiation tests performed with an Americium-Beryllium (Am-Be) neutron source at CERN, demonstrated that this radiation environment can be used to induce SEUs in commercial SRAM memories. The source provides a spectrum with a peak around 3 MeV and reaches a maximum energy of about 10 MeV as shown in Fig. 1. This is a simulated spectrum thought the Monte Carlo FLUKA tool [1], [2]. The source employed for the tests presents an omnidirectional flux of  $5.03 \times 10^7$  [s<sup>-1</sup>] and the activity of 888 GBq [3].

The ESA SEU Reference Monitor [4] (0.25  $\mu$ m CMOS technology) and a Cypress 90 nm commercial SRAM were qualified with the aforementioned Am-Be source. The former is an SRAM-based detector calibrated in a broad set of facilities and used by the R2E group at CERN to cross validate the facility flux. In addition, it shows the beam homogeneity over its 20x20mm<sup>2</sup> of active surface. The Cypress memory is the one embedded in the RadMon system [5], the radiation monitor used to measure the High Energy Hadrons (HEH) flux along the LHC accelerator.

The source and irradiation room were modelled thought FLUKA in order to estimate the flux of the source at the desired distance. Tests with the ESA Monitor were performed in different positions along the three axis with respect to the source, with the aim of evaluating in a qualitative way the flux attenuation and in comparison with the simulations [6] (see Fig. 2).

By weighting the neutron flux (derived through FLUKA simulations) impinging the active area of the device with the respective Weibull response, the agreement on the retrieved cross section with that obtained from high-energy protons (200 MeV) is within the experimental uncertainty. The same agreement applies in terms of expected upsets by convoluting the neutron flux and calibrated SEU response, both as a function of energy. Indirectly, experimental observations have shown that the cross section calculated with the specific Weibull fit is applicable to different particle energy spectra. The Am-Be source can therefore induce a statistically significant amount of SEUs in a relatively reduced timeframe (~hours). Its employment can therefore be aimed at screening the SEU sensitivity of SRAM memories in a more accessible and cost efficient way compared to high-energy cyclotron proton testing.

**REFERENCES**

- [1] A. Ferrari, P. R. Sala, A. Fasso, and J. Ranft, "FLUKA: A Multi-Particle Transport Code," SLAC-R-773, 877507, Dec. 2005.
- [2] G. Battistoni et al., "The FLUKA code: description and benchmarking," in AIP Conference Proceedings, Batavia, Illinois (USA), 2007, vol. 896, pp. 31–49
- [3] F. Pozzi, "CERN Radiation Protection (RP) calibration facilities," Ph.D dissertation, Fac. Mechanical Engineering, Technical Univ. of Munich., Sept. 2015.
- [4] R. Harboe-Sorensen et al., "From the Reference SEU Monitor to the Technology Demonstration Module On-Board PROBA-II," IEEE Trans. Nucl. Sci., vol. 55, no. 6, pp. 3082–3087, Dec. 2008.
- [5] G. Spiezia et al., "A New RadMon Version for the LHC and its Injection Lines," IEEE Trans. Nucl. Sci., vol. 61, no. 6, pp. 3424–3431, Dec. 2014.
- [6] M. Cecchetto, "Impact of thermal and intermediate energy neutrons on the semiconductor memories for the CERN high-energy accelerators," M.S. thesis, Dept of Information Eng., Padova Univ., July 2017.

**Tests and simulations / 52**

## Simulating radiation effects of imaging detectors using Pyxel simulation framework

**Author:** David Lucsanyi<sup>1</sup>

<sup>1</sup> *ESA/ESTEC*

**Corresponding Author:** david.lucsanyi@esa.int

Pyxel [1] is a novel, end-to-end Python framework designed to host and pipeline analytical, numerical and statistical models simulating detector effects such as cosmic rays, noise sources, Charge Transfer Inefficiency, persistence, dark current and other radiation effects on images produced by CCD or CMOS-based imaging detectors. It is currently under development at the European Space Agency with the goal of releasing it as an open-source software for the detector scientist and astronomer community.

<http://sci.esa.int/pyxel>

[1] D. Lucsanyi et al., "Pyxel: a novel and multi-purpose Python-based framework for imaging detector simulation", Proc. SPIE 10709, High Energy, Optical, and Infrared Detectors for Astronomy VIII, 107091A (16 July 2018)

COTS / 43

## Single Event Effect Tester for SmartFusion2 FPGAs

**Authors:** Jan Zich<sup>1</sup>; Michael Holik<sup>2</sup>; Milan Malich<sup>None</sup>; Jan Broulim<sup>1</sup>

<sup>1</sup> *University of West Bohemia*

<sup>2</sup> *IEAP CTU in Prague; FEE UWB in Pilsen*

**Corresponding Authors:** broulim@kae.zcu.cz, milan.malich@cvut.cz, jan.zich@cern.ch, michael.holik.cz@gmail.com

Single Event Effects (SEE) are the main type of electronics failures when a device operates under extreme harsh conditions, i. e. particle accelerators or space environment. SmartFusion2 FPGA is produced as a radiation-tolerant device with some operability under such conditions. In this work, a test device for checking the reliability and aging of the FPGA is presented. The tester is based on parallel shift register structures, which are sequentially filled with the set of different test vectors in order to detect errors caused by SEE. Redundant memory circuits are dedicated to store error count, timestamps and in-chain error position securely. As the latch-up effect may appear, the additional power reset circuitry is added. Therefore the SEE tester is prepared for long-term autonomous testing in laboratory (radon decay) and even for application oriented tests (Large Hadron Collider in CERN).

Radiation effects (SEE, TID, TNID) / 36

## Single Event Effects (SEE): Mechanisms and Classifications

**Corresponding Author:** stephen.buchner.ctr@nrl.navy.mil

The fundamental mechanisms responsible for non-destructive and destructive Single-Event Effects in ICs will be described in detail. This will include the interactions of ions with the constituent materials of the IC, the response of individual transistors to the disturbance, and the effect on the operation of the IC. The evolution of the threat with device scaling will be addressed.

**Radiation effects (SEE, TID, TNID) / 44****Single Event Effects Induced by Heavy Ion and Single Photon Pulsed Laser Irradiation on Atom Switch based Field Programmable Gate Array****Author:** Kozo Takeuchi<sup>1</sup>**Co-authors:** Sakamoto Toshitsugu<sup>2</sup>; Tada Munehiro<sup>2</sup>; Akinori Takeyama<sup>3</sup>; Takeshi Ohshima<sup>3</sup>; Satoshi Kuboyama<sup>1</sup>; Hiroyuki Shindou<sup>1</sup><sup>1</sup> *Japan Aerospace Exploration Agency*<sup>2</sup> *NEC Corp., System Platform Research Laboratories*<sup>3</sup> *National Institutes for Quantum and Radiological Science and Technology, Takasaki Advanced Radiation Research Institute***Corresponding Author:** takeuchi.kozo@jaxa.jp

Single event effects (SEEs) of atom switches (ASs) embedded on 40-nm complementary metal oxide semiconductor (CMOS) were investigated with both heavy ion and pulsed laser irradiation. In the evaluation of atom switch-based field programmable Gate Array (AS-FPGA), ASs showed immunity against the irradiation and there was no change of the state of ASs both in a cross-bar switch and memory in look up tables (LUTs). It is supposed that ASs do not make any single event transients (SETs) noise when the ions hit. However, n-type metal oxide semiconductor field effect transistors (nMOSFETs) to program the ASs in the CMOS layer showed prolonged SETs against heavy ions hit. New approaches to solve the SET in CMOS are proposed in this paper, especially for AS-FPGA application.

**Radiation effects (SEE, TID, TNID) / 8****Single Event Effects Test Methods****Author:** Konstantin Tapero<sup>None</sup>**Corresponding Author:** tapero@bk.ru

The lecture presents an overview of main types of single event effects (SEE), basic characteristics of sensitivity of devices and integrated circuits to SEE and existing standards and guidelines for testing with the use of heavy ion and proton accelerators. Basic requirements for both heavy ion and proton testing will be considered in detail including requirements for the energy of ions, their linear energy transfer (LET) and the range in semiconductor, recommendations for choosing the flux and fluency of ions, requirements for beam control during testing. Also, the lecture gives information about the specifics of testing for different types of SEE, such as: an impact of temperature and electrical bias conditions on the test results; recommendations for choosing test patterns during testing; advantages and disadvantages of static and dynamic testing; an impact of total ionizing dose effects on test results; specifics of testing for destructive types of SEEs and others. In addition, the lecture presents some recommendations for choosing the SEE test algorithms depending on the purpose and required result of testing.

**Mitigation and Hardening / 30****Solar Cells****Authors:** Antonio CAON<sup>1</sup>; José Ramón González<sup>2</sup>; Carsten Baur<sup>2</sup>; Stephen Taylor<sup>1</sup><sup>1</sup> *ESA*

<sup>2</sup> ESA/ESTEC

**Corresponding Authors:** jose.ramon.gonzalez@esa.int, stephen.taylor@esa.int, antonio.caon@esa.int, carsten.baur@esa.int

## Space and atmospheric environments / 5

### Space Environments

**Author:** Hugh Evans<sup>1</sup>

<sup>1</sup> ESA/TEC-EPS

**Corresponding Author:** hugh.evans@esa.int

This talk presents the various radiation environments encountered by any spacecraft wandering in space, from LEO to interplanetary. For each of these environments, the potentially harmful phenomena - mainly trapped radiation, galactic cosmic rays and solar particle events - are presented as well as their degrading effects on spacecraft electronic systems.

## Mitigation and Hardening / 17

### System Hardening and Real Applications

**Author:** Michel Pignol<sup>1</sup>

<sup>1</sup> CNES

**Corresponding Author:** michel.pignol@cnes.fr

This talk describes the suitable protections at architecture and system level against the effects of radiation on electronic components and digital systems. After the description of the general architecture of a space avionics system, the potential solutions for each type of units constituting an on-board computer are presented through the example of real space applications: avionics bus, links, memory units, and – the main part – processing units i.e. fault-tolerant architectures. The main fault-tolerant mechanisms are overviewed, as time replication either at instruction or task level, duplex, triplex (TMR), lock-step, and a trade-off between these different solutions. Then, real case studies are analyzed.

## Radiation effects (SEE, TID, TNID) / 7

### TID and TNID

**Author:** Christian POIVEY<sup>1</sup>

<sup>1</sup> ESA

**Corresponding Author:** christian.poivey@esa.int

## Organization / 13

### Technical training

**Authors:** Alessandra Costantino<sup>1</sup>; Michele Muschitiello<sup>2</sup>

**Co-author:** Jaime Estela<sup>3</sup>

<sup>1</sup> ESA-ESTEC

<sup>2</sup> ESA-ESTEC TEC-QEC

<sup>3</sup> Spectrum ARC GmbH

**Corresponding Authors:** michele.muschitiello@esa.int, alessandra.costantino@esa.int, jaime.estela@spectrum-aerospace.com

## Tests and simulations / 48

### The SpacePix radiation monitor (SXRM)

**Author:** Matěj Vaculčíak<sup>1</sup>

**Co-authors:** Anežka Kabátová<sup>1</sup>; Michal Marčíšovský<sup>2</sup>; Miroslav Havránek<sup>2</sup>; Mária Marčíšová<sup>2</sup>; Pavel Vancura<sup>2</sup>; Peter Švihra<sup>2</sup>; Petr Suchanek<sup>3</sup>; TOMAS BENKA<sup>4</sup>; Václav Vrba<sup>2</sup>

<sup>1</sup> Czech Technical University

<sup>2</sup> Faculty of Nuclear Sciences and Physical Engineering, Czech Technical University in Prague

<sup>3</sup> esc Aerospace

<sup>4</sup> FNSPE CTU in Prague

**Corresponding Authors:** vancupa2@fel.cvut.cz, matej.vaculciak@cern.ch, petr.suchanek@esc-aerospace.com, anezka.kabatova@gmail.com, tomas.benka@cern.ch

The SXRM is a concept of a multilayer cosmic radiation detector currently being developed at the FNSPE, CTU in Prague.

Its main objective is a determination of the incoming particles species, estimation of their energy using pattern recognition techniques and trajectories reconstruction.

The geometric layout is designed to be compact with dimensions of  $5 \times 5 \times 4.2 \text{ cm}^3$  and mass less than 50 g. The setup power consumption is estimated to be less than 1.2 W.

The SpacePix ASIC, a radiation tolerant monolithic pixel detector, is used as an active element. It is designed in a 180 nm SoI technology with a  $60 \mu\text{m}$  pixel pitch.

The pixels contain a logarithmic amplifier, which provides a wide dynamic range of deposited charge from  $2 \text{ ke}^-$  up to  $10 \text{ Me}^-$ .

In order to sample the energy deposition curve, several layers of the SpacePix ASIC are used in a telescope configuration, interleaved with absorber layers.

The presented work primarily concerns the simulations performed during the research and development phase. For these purposes, models of both SpacePix ASIC and SXRM were created in Geant4 and AllpixSquared packages, focusing on simulation of radiation-through-matter passage. Obtained results are being used for further development of the detection system.

The primary deployment area of the SXRM is intended to be the low Earth orbit. After successful testing and design improvements, it could be used beyond the aforementioned orbit in the Solar System.