



A LOW-OVERHEAD AXI BRIDGE ON SPACEWIRE FOR MULTI-DEVICE SPACECRAFT SYSTEMS

Authors: Claudio Rubattu¹, Walter Errico¹ and Kostas Marinis²

Presenter: **Luca Meucci¹**

¹SITAEL S.p.A. (ITA), ²ESA - ESTEC (NL)



Outline

- **Introduction**
 - Context
 - Background
 - Motivation



Outline

- **Introduction**
 - Context
 - Background
 - Motivation
- **System Overview**



Outline

- **Introduction**
 - Context
 - Background
 - Motivation
- **System Overview**
- **Bridge Description**
 - Read Transaction
 - Write Transaction



Outline

- **Introduction**
 - Context
 - Background
 - Motivation
- **System Overview**
- **Bridge Description**
 - Read Transaction
 - Write Transaction
- **Experimental Results**
 - Resource Usage Evaluation
 - Response Time Evaluation



Outline


- **Introduction**
 - Context
 - Background
 - Motivation
- **System Overview**
- **Bridge Description**
 - Read Transaction
 - Write Transaction
- **Experimental Results**
 - Resource Usage Evaluation
 - Response Time Evaluation
- **Conclusion**



- **Introduction**
 - Context
 - Background
 - Motivation
- **System Overview**
- **Bridge Description**
 - Read Transaction
 - Write Transaction
- **Experimental Results**
 - Resource Usage Evaluation
 - Response Time Evaluation
- **Conclusion**




Context






Context






Context






Context






Background: SpaceWire (SpW) Core






Background: SpaceWire (SpW) Core






Background: SpaceWire (SpW) Core







Background: SpaceWire (SpW) Core





Background: SpaceWire (SpW) Core

Remote Memory Access Protocol (RMAP)






Background: Advanced eXtensible Interface (AXI)

AXI Transactions


arm





Background: Advanced eXtensible Interface (AXI)

AXI Transactions



arm


AXI Interfaces






Background: Advanced eXtensible Interface (AXI)

AXI Transactions



arm

AXI Interfaces




flexible access



burst-based and register-like access




Motivation





Motivation






Motivation

customization !




network link !





Motivation


design effort !



customization !




network link !





Motivation






Motivation

Reading from Memory

Field	No. of bytes
Dest. Address	1
Protocol ID	1
Packet Type	1
Destination Key	1
Source Address	1
Transaction ID	2
Ext. Read Address	1
Read Address	4
Data Length	3
Header CRC	1
TOT.	16






Motivation

Reading from Memory

Writing to Memory

Field	No. of bytes
Dest. Address	
Protocol ID	
Packet Type	
Destination Key	
Source Address	
Transaction ID	
Ext. Read Address	
Read Address	
Data Length	
Header CRC	
TOT.	

Field	No. of bytes
Dest. Address	1
Protocol ID	1
Packet Type	1
Destination Key	1
Source Address	1
Transaction ID	1
Ext. Write Address	2
Write Address	4
Data Length	3
Header CRC	1
Data CRC	1
TOT.	17






Motivation

Reading from Memory

Writing to Memory

Field	No. of bytes
Dest. Address	1
Protocol ID	1
Packet Type	1
Destination Key	1
Source Address	1
Transaction ID	1
Ext. Read Address	2
Read Address	1
Data Length	4
Header CRC	3
TOT.	17






Motivation

Reading from Memory

Writing to Memory

Field	No. of bytes
Dest. Address	1
Protocol ID	1
Packet Type	1
Destination Key	1
Source Address	1
Transaction ID	1
Ext. Read Address	2
Read Address	1
Data Length	4
Header CRC	3
TOT.	17



availability !




area and latency !
overhead



- **Introduction**
 - Context
 - Background
 - Motivation
- **System Overview**
- **Bridge Description**
 - Read Transaction
 - Write Transaction
- **Experimental Results**
 - Resource Usage Evaluation
 - Response Time Evaluation
- **Conclusion**




System Overview






System Overview






System Overview






System Overview





System Overview






- **Introduction**
 - Context
 - Background
 - Motivation
- **System Overview**
- **Bridge Description**
 - Read Transaction
 - Write Transaction
- **Experimental Results**
 - Resource Usage Evaluation
 - Response Time Evaluation
- **Conclusion**



Read Transaction: Address Channel


AXI Transaction






Read Transaction: Address Channel

AXI Transaction



AXI-SpW-AXI Transaction






Read Transaction: Address Channel

AXI^s request
starting

TX via SpW⁺

RX from SpW⁻

TX via AXI^m






Read Transaction: Address Channel

AXI^s request
starting

TX via SpW⁺


RX from SpW⁻

TX via AXI^m






Read Transaction: Address Channel






Read Transaction: Address Channel






Read Transaction: Address Channel






Read Transaction: Data Channel

AXI Transaction



AXI-SpW-AXI Transaction





Read Transaction: Data Channel

First Data RX
from AXI^m

First Data TX
from SpW⁻

First Data RX
from SpW⁺


Data TX
via AXI^s

Other Data
RX from AXI^m

Other Data
TX via SpW⁻

Other Data
RX via SpW⁺

Last Data TX
via AXI^s





Read Transaction: Data Channel

First Data RX
from AXI^m

First Data TX
from SpW⁻

First Data RX
from SpW⁺


Data TX
via AXI^s

Other Data
RX from AXI^m

Other Data
TX via SpW⁻

Other Data
RX via SpW⁺

Last Data TX
via AXI^s





Read Transaction: Data Channel

First Data RX
from AXI^m

First Data TX
from SpW⁻

First Data RX
from SpW⁺


Data TX
via AXI^s

Other Data
RX from AXI^m

Other Data
TX via SpW⁻

Other Data
RX via SpW⁺

Last Data TX
via AXI^s





Read Transaction: Data Channel

First Data RX
from AXI^m

First Data TX
from SpW⁻

First Data RX
from SpW⁺


Data TX
via AXI^s

Other Data
RX from AXI^m

Other Data
TX via SpW⁻

Other Data
RX via SpW⁺

Last Data TX
via AXI^s





Read Transaction: Data Channel

First Data RX
from AXI^m

First Data TX
from SpW⁻

First Data RX
from SpW⁺


Data TX
via AXI^s

Other Data
RX from AXI^m

Other Data
TX via SpW⁻

Other Data
RX via SpW⁺

Last Data TX
via AXI^s





Read Transaction: Data Channel

First Data RX
from AXI^m

First Data TX
from SpW⁻

First Data RX
from SpW⁺


Data TX
via AXI^s

Other Data
RX from AXI^m

Other Data
TX via SpW⁻

Other Data
RX via SpW⁺

Last Data TX
via AXI^s





Read Transaction: Data Channel

First Data RX
from AXI^m

First Data TX
from SpW⁻

First Data RX
from SpW⁺


Data TX
via AXI^s

Other Data
RX from AXI^m

Other Data
TX via SpW⁻

Other Data
RX via SpW⁺

Last Data TX
via AXI^s





Read Transaction: Data Channel

First Data RX
from AXI^m

First Data TX
from SpW⁻

First Data RX
from SpW⁺


Data TX
via AXI^s

Other Data
RX from AXI^m

Other Data
TX via SpW⁻

Other Data
RX via SpW⁺

Last Data TX
via AXI^s





Read Transaction: Data Channel

First Data RX
from AXI^m

First Data TX
from SpW⁻

First Data RX
from SpW⁺


Data TX
via AXI^s

Other Data
RX from AXI^m

Other Data
TX via SpW⁻

Other Data
RX via SpW⁺


Last Data TX
via AXI^s






Write Transaction: Address Channel

AXI Transaction




AXI-SpW-AXI Transaction







Write Transaction: Address Channel






Write Transaction: Data Channel

AXI Transaction



AXI-SpW-AXI Transaction





Write Transaction: Data Channel

First Data RX
from AXI^s

First Data TX
from SpW⁺

First Data RX
from SpW⁻


Data TX
via AXI^m

Other Data
RX from AXI^s

Other Data
TX via SpW⁺

Other Data
RX via SpW⁻



Last Data TX
via AXI^m






Write Transaction: Response Channel

AXI Transaction



AXI-SpW-AXI Transaction






Write Transaction: Response Channel

AXI^m
response TX

TX via SpW⁻

RX from
SpW⁺

TX via AXI^s






- **Introduction**
 - Context
 - Background
 - Motivation
- **System Overview**
- **Bridge Description**
 - Read Transaction
 - Write Transaction
- **Experimental Results**
 - Resource Usage Evaluation
 - Response Time Evaluation
- **Conclusion**



Resource Usage Evaluation: AXI-SpW-AXI Bridge


AXI-to-SpW Bridge

target: AMD Xilinx Zynq (XC7Z020CLG484-1)



SpW-to-AXI Bridge

target: Microchip PolarFire (MPF300TS-1FCG1152EES)






Resource Usage Evaluation: Comparison with SoA

AXI-to-SpW Bridge

target: AMD Xilinx Zynq
(XC7Z020CLG484-1)


Resources [unit]



[1]

target: AMD Xilinx Kintex 7
(410T)


Resources [unit]



[2]

target: AMD Xilinx Virtex 5Q
(XQ5VFX130T)

Resources [unit]



[1] Sterpaio et Al. . "A Complete EGSE Solution for the SpaceWire and SpaceFibre Protocol Based on the PXI Industry Standard"


[2] ESA. "SpW-RMAP-Astrium"



Response Time Evaluation

AXI-SpW-AXI Bridge (SpW@100Mbps)

Response Time per Transaction [μ s]




Model*Sim*[®]




Response Time Evaluation

AXI-SpW-AXI Bridge (SpW@100Mbps)

Response Time per Transaction [μ s]



Response Time per Data [μ s]




Model*Sim*[®]




Response Time Evaluation

AXI-SpW-AXI Bridge (SpW@100Mbps)

Response Time per Transaction [μ s]



Response Time per Data [μ s]



Model*Sim*[®]

RMAP → 16 bytes


AXI-SpW-AXI Bridge → 9 bytes



- **Introduction**
 - Context
 - Background
 - Motivation
- **System Overview**
- **Bridge Description**
 - Read Transaction
 - Write Transaction
- **Experimental Results**
 - Resource Usage Evaluation
 - Response Time Evaluation
- **Conclusion**



Conclusion



RMAP → RMAP Lite?

Thank you for your attention

For more details:

claudio.rubattu@sitael.com

walter.errico@sitael.com

kostas.marinis@esa.int



A LOW-OVERHEAD AXI BRIDGE ON SPACEWIRE FOR MULTI-DEVICE SPACECRAFT SYSTEMS

Authors: Claudio Rubattu¹, Walter Errico¹ and Kostas Marinis²

Presenter: Luca Meucci¹

¹SITAEL S.p.A. (ITA), ²ESA - ESTEC (NL)