

SpaceFibre Interface Chip Final Presentation

1st June 2021



AIRBUS



Together
ahead. **RUAG**

- Introduction
- SpaceFibre Interface Chip Architecture
- SpaceFibre Interface Chip Verification and Validation
- ASIC Feasibility
- Conclusions

SpaceFibre Interface Chip Introduction

Steve Parkes, CTO STAR-Dundee Ltd.
Felix Siegle, ESA Technical Officer



AIRBUS



Together
ahead. **RUAG**

SpaceFibre

- Next generation of SpaceWire technology
 - Very high performance
 - 6.25 Gbit/s per lane
 - Runs over electrical or optical cables
 - Few m electrical
 - 100 m fibre optic
 - Multi-lane capability
 - Bandwidth aggregation
 - Quad lane link at 6.25Gbit/s per lane giving 25Gbit/s
 - Maximum of 16 lanes
 - Rapid graceful degradation on lane failure
 - Asymmetric traffic supported with unidirectional lanes
 - Low-latency broadcast messages
 - For time-distribution, synchronisation, event signalling, error notification, etc.




SpaceFibre

- Next generation of SpaceWire technology
 - Novel quality of service
 - Up to 32 virtual channels
 - Priority, bandwidth reservation and scheduling
 - Virtual networks
 - Constructed with virtual channels
 - Acting as independent networks over a single physical network
 - Innovative fault detection, isolation and recovery
 - At the link level enabling rapid error recovery (few microseconds)
 - Babbling node/virtual channel protection
 - Graceful degradation of multi-lane link
 - Multi-lane link technology patented – free of charge licence for space applications
 - Small footprint
 - Taking a few percent of a recent radiation tolerant FPGA
 - Straightforward to integrate with existing SpaceWire equipment



OPS-SAT Image courtesy of ESA



- Published in May 2019
- After 12 years R&D
 - by STAR-Dundee and University of Dundee
 - Funded by
 - STAR-Dundee
 - European Commission
 - ESA
 - UKSA
- ECSS standardisation started in 2015
 - Took 4 years
 - Inputs from international spacecraft engineers




SpaceFibre Routing Switch - First Light 2017

Study Aims

- Design a high-performance, versatile SpaceFibre interface chip to:
 - Bridge between existing SpaceWire devices and a SpaceFibre network
 - Provide the QoS and FDIR capabilities of SpaceFibre to the SpaceWire traffic
 - Reduce cable mass and simplifying redundancy schemes
 - Collect data from high data-rate instruments and send it to a mass-memory unit
 - Interface to an FPGA or ASIC inside the instrument (or other equipment)
 - To collect the high data-rate data
 - Support data rates in the range of 1 to 5 Gbit/s
 - Support configuration, control and monitoring of the instrument
 - Using the same network connection as is used for transferring data
 - Provide an easy migration path for existing equipment
 - That uses Wizard Link or Channel Link technology
 - Provide the full capabilities of SpaceFibre in the chip

Study Aims

- Provide existing processing devices with a SpaceFibre interface so that they can:
 - Process data provided over SpaceFibre
 - Control equipment over a SpaceFibre network
- Connect to COTS processors
 - Using an Gigabit Ethernet interface
- Program reprogrammable FPGAs over a network
 - In support of reconfigurable processing systems
- Provide time-distribution, event synchronisation and error reporting services
 - Using the SpaceFibre broadcast mechanism




SpaceFibre Interface Chip Architecture





AIRBUS



Together
ahead. **RUAG**







Parallel IO Modes of Operation

| Parallel IO Mode | SpW Interfaces | Parallel Inputs | Parallel Outputs | GMII Interfaces |
|------------------------|----------------|-----------------|------------------|-----------------|
| SpW Bridge | 12 | 0 | 0 | 0 |
| Parallel TX | 2 | 2 | 0 | 0 |
| Parallel RX | 2 | 0 | 2 | 0 |
| Parallel TX/RX | 2 | 1 | 1 | 0 |
| Parallel TX/GMII | 2 | 1 | 0 | 1 |
| Parallel RX/GMII | 2 | 0 | 1 | 1 |
| Parallel TX/SpW Bridge | 7 | 1 | 0 | 0 |
| Parallel RX/SpW Bridge | 7 | 0 | 1 | 0 |
| GMII/SpW Bridge | 7 | 0 | 0 | 1 |

GPIO Functions

Table 5-7 GPIO Functions and IO Pin Sharing

| S3 | S2 | S1 | S0 | Mode | GPIO[31:24] | GPIO[23:16] | GPIO[15:8] | GPIO[7:0] |
|----|----|----|----|---------|----------------|---------------|---------------|----------------|
| 0 | 0 | 0 | 0 | Status0 | Status[31:24] | Status[23:16] | Status[15:8] | Status[7:0] |
| 0 | 0 | 0 | 1 | Status1 | Status[63:56] | Status[55:48] | Status[47:40] | Status[39:32] |
| 0 | 0 | 1 | 0 | BM RX | BC[7:0] | BType[7:0] | BData[15:8] | BData[7:0] |
| 0 | 0 | 1 | 1 | BM TS | BData[31:24] | BData[23:16] | BData[15:8] | Time-Slot[7:0] |
| 0 | 1 | 0 | 0 | Time0 | Seconds[15:8] | Seconds[7:0] | FracSecs[1:8] | FracSecs[9:16] |
| 0 | 1 | 0 | 1 | Time1 | Seconds[23:16] | Seconds[15:8] | Seconds[7:0] | FracSecs[1:8] |
| 0 | 1 | 1 | 0 | DataOut | DOut[31:24] | DOut[23:16] | DOut[15:8] | DOut[7:0] |
| 0 | 1 | 1 | 1 | Config | | | | |
| 1 | 0 | 0 | 0 | DataIn | DIn[31:24] | DIn[23:16] | DIn[15:8] | DIn[7:0] |
| 1 | 0 | 0 | 1 | DataIO | DIn[15:8] | DIn[7:0] | DOut[15:8] | DOut[7:0] |
| 1 | 0 | 1 | 0 | BM TX | BC[7:0] | BType[7:0] | BData[15:8] | BData[7:0] |
| 1 | 0 | 1 | 1 | SPI/I2C | SPI/I2C7,6 | SPI/I2C5,4 | SPI/I2C3,2 | SPI/I2C1,0 |
| 1 | 1 | 0 | 0 | FPGA0 | SlctMAP D[7:0] | SlctMAP Cntrl | DIn[7:0] | DOut[7:0] |
| 1 | 1 | 0 | 1 | FPGA1 | JTAG | SPI/I2C5,4 | DIn[7:0] | DOut[7:0] |
| 1 | 1 | 1 | 0 | FPGA2 | SlctMAP D[7:0] | SlctMAP Cntrl | SPI/I2C3,2 | Time-Slot[7:0] |
| 1 | 1 | 1 | 1 | FPGA3 | JTAG | SPI/I2C5,4 | SPI/I2C3,2 | Time-Slot[7:0] |

SpaceFibre Interface Chip FPGA and FMC Board




AIRBUS




Together
ahead. **RUAG**

- Designed in VHDL
- Extensively simulated and tested
- Implemented in FPGA hardware
 - On a specially designed FMC board
- Tested by STAR-Dundee
 - SpaceWire Bridge and GPIO testing
 - Using SpaceWire Bridge and GPIO Test board
 - Parallel and Ethernet interface testing
 - Using Parallel/GMII Test board
- Tested by Airbus
 - Remote FPGA programming over SpaceFibre

SpFi Interface Chip FMC Module Architecture



SpFi Interface Chip FMC Module



VITA 57 FMC board
Kintex 7 FPGA
Compatible with Xilinx and other FPGA development boards
Available for purchase from STAR-Dundee

SpaceFibre Interface Chip SpaceWire Bridge and GPIO Test Board




AIRBUS



Together
ahead. **RUAG**

SpaceFibre Interface Chip Bridge Test Board Architecture





SpaceFibre Interface Chip
FMC Board

SpaceWire Bridge Test Board





SpaceWire Bridge Test Board






- SpaceWire Bridge Tests
 - Sending and Receiving SpaceWire Data over SpaceFibre
 - GPIO tests
 - Remote FPGA programming over SpaceFibre using JTAG


SpaceWire Bridge Test Architecture






SpaceWire Bridge Testing Datapath

SpaceWire Bridge Test Hardware Setup



SpaceWire Bridge Testing Results

STAR-System Transmit/Receive



Device: STAR Fire Mk3 [SN 23190009]

Channel: 1


Base: Hexadecimal

EOP Marker Type: End of Packet

Packet to transmit:
1 1 2 1 2 2 1 2 1 2 4 de ad be ef

STAR-Dundee Version 4.03 (9987)

STAR-System Source/Sink



| | Last Second | Total |
|-----------------|----------------|---------------|
| Data Characters | 19,267,254 | 4,826,675,745 |
| Data Rate | 153.984 Mbit/s | |
| EOP Characters | 72,162 | 32,684,227 |

| | Last Second | Total |
|-------------------------|----------------|---------------|
| Data Characters | 18,473,984 | 3,300,322,560 |
| Data Rate | 147.644 Mbit/s | |
| EOP Characters | 72,164 | 12,891,885 |
| EEP Characters | 0 | 0 |
| Address Errors | 0 | 0 |
| Sequence Errors | 0 | 0 |
| Data Errors | 0 | 0 |
| Checksum/CRC Errors | 0 | 0 |
| Length Errors | 0 | 0 |
| Packet Too Short Errors | 0 | 0 |
| Packet Too Long Errors | 0 | 0 |


200Mbit/s SpW link speed
 154Mbit/s each SpW I/F
 x 12 VCs
 = 1.85Gbit/s

Design supports 400Mbit/s SpW
 = 3.7Gbit/s in each direction

- Data pattern:
- 11 Byte Path Address
 - 256 Bytes of incrementing data values
 - EOP

- Uses the Parallel Test Set-Up
- FPGA Configuration Tests:
 - Configuring the Test FPGA over SpaceFibre using SelectMAP
 - Using the Parallel/GMII Test Board
 - Configuring the Test FPGA over SpaceFibre using JTAG
 - Using the SpaceWire Bridge test Board
- Final testing carried out by Airbus GmbH

Remote FPGA Programming




Comments:

1. JTAG interface is via a PMOD connector on the GMII/Parallel Test Board
2. STAR-Dundee provided GMII/Parallel Test Board, STAR Fire, SpW/SpFi FMC board, FPGA configuration bit stream encoding/download software.


SpaceWire Bridge Test Board Configuration

Test carried out by Airbus GmbH



Remote FPGA Programming Over SpaceFibre

Test carried out
by Airbus GmbH



SpaceFibre Interface Chip Parallel and GMII Test Board




AIRBUS



Together
ahead. **RUAG**


SpaceFibre Interface Chip Parallel/GMII Board Architecture



Parallel/GMII Test Board



- Parallel Interface Tests
 - Sending Data from the Parallel-TX Interface over SpaceFibre
 - Receiving Data from the Parallel-RX Interface over SpaceFibre
- GMII Tests
 - Sending and receiving data over Ethernet via GMII interface




Parallel Test Set-up

Parallel Interface Test Setup



Parallel Interface Testing

32-bit word every 16ns = 2Gbit/s



STAR-Fine Mx3 Statistics [Serial #23190009]

Device: STAR-Fine SpFI Port: 1

Virtual Channels Broadcasts

| Virtual Channel | Data Error Count | EEP Count | Tx Throttling Data Rate (%) | Bandwidth Reservation (%) | Rx Data Rate (Gbps) | Tx Data Rate (Gbps) | Rx Lane Utilisation (%) | Tx Lane Utilisation (%) |
|-----------------|------------------|-----------|-----------------------------|---------------------------|---------------------|---------------------|-------------------------|-------------------------|
| 0 | SpW | SpW | 100 | 31 | 0.000 | 0.000 | 0 | 0 |
| 1 | SpW | SpW | 100 | 9 | 0.000 | 0.000 | 0 | 0 |
| 2 | 0 | 0 | 100 | 9 | 1.910 | 0.000 | 96 | 0 |
| 3 | OFF | OFF | 100 | 9 | 0.000 | 0.000 | 0 | 0 |
| 4 | OFF | OFF | 100 | 9 | 0.000 | 0.000 | 0 | 0 |
| 5 | OFF | OFF | 100 | 9 | 0.000 | 0.000 | 0 | 0 |
| 6 | OFF | OFF | 100 | 9 | 0.000 | 0.000 | 0 | 0 |
| 7 | OFF | OFF | 100 | 9 | 0.000 | 0.000 | 0 | 0 |

1.91 Gbit/s

Close to 100% link utilisation

Receive Lane Utilisation (%)


Transmit Lane Utilisation (%)


Pause Clear Graph Lane Utilisation:

STAR-Dundee 2.01

Ready

GMII Test Set-Up





SpaceFibre Interface Chip ASIC Feasibility



AIRBUS




Together
ahead. **RUAG**

ASIC Feasibility

- ASIC feasibility was carried out by ISD
 - With support from STAR-Dundee
- Target technology
 - C65SPACE
 - Technology and packaging is qualified
 - Radiation tolerance well characterised
 - Could also consider finer technology e.g. 28nm
 - Principally for improved SerDes

Top Level Architecture



- Synthesis for STM 65nm
 - RTL (VHDL-2008) translated to gate-level netlist
 - Using standard cells provided in STM libraries
 - Synthesis with Synopsis Design Compiler
 - Problems encountered because the tool did not support all VHDL-2008 features
 - Several iterations of re-design were performed to get around these limitations
 - Smaller memory blocks were synthesised as registers
 - Larger ones replaced with “black box” memory
 - Timing constraints applied
 - Operating conditions include worst case 1.10V and 125°C
- Constraints covered:
 - Clocks
 - Reset
 - Max/min delays
 - Input/output delays
 - False paths

- Synthesis Results
 - No significant timing violations were reported.
 - No violated paths were reported from the report_timing command.
 - Hold violations were reported
 - Expected in the Synthesis process
 - Because the clock and reset trees are added during Place and Route step
 - There were minor warnings from the check_timing command.

- Formality Run
 - After synthesis
 - Logic equivalence checks performed
 - To ensure correctness of design
- Comparison completed without errors
 - 277331 matched points
 - 34 unmatched points
 - All in the reference and considered as acceptable
 - Because a lot of registers in the reference were removed during synthesis
 - they are either constant or never read
 - they have no counterpart in the implementation

Chip Area Estimation

- Technology independent part
 - Place and route figure of 9mm^2
 - Place and route density of 65% assumed giving 14mm^2
 - Larger memories set as black boxes and area calculated as 3mm^2
 - Total for Technology independent part = 17mm^2
- Technology dependent part
 - One High-Speed Serial Link (HSSL) block = 5mm^2
 - SPI interface, clock management and some glue logic estimates as 3mm^2
 - Total for technology dependent part = 8mm^2
- Pad ring
 - Total area technology independent and technology is 25mm^2
 - Estimate of 313 signal, power and ground pins
 - Pad ring is 0.5mm across
 - Chip size (square chip) is $(\text{SQRT}(25) + 0.5 + 0.5)^2 = 36\text{mm}^2$
 - Package is 256 pin with some IO sharing pins

SpaceFibre Interface Chip Conclusions

Steve Parkes (CTO) STAR-Dundee Ltd.



AIRBUS



Together
ahead. **RUAG**

Study Achievements

- A SpaceFibre interface chip has been specified, designed, verified in simulation, and validated in a hardware prototype
 - Two SpaceFibre ports (nominal and redundant)
 - Operating at data rates of 1, 2.5, 3.125 and 6.25 Gbit/s baud rate
 - Highly configurable bridging modes including:
 - SpaceWire bridging to up to 12 SpaceWire ports
 - Each mapping onto a separate SpaceFibre virtual channel
 - Operating at up to 200 Mbit/s
 - Parallel bridging to up to two parallel ports
 - Independently configured as inputs or outputs
 - Operate at 2.5 Gbit/s each using a 78 MHz DDR clock (higher data rates also possible)
 - Two SpaceWire ports available when both parallel ports are used
 - Seven when just one parallel port is used.
 - Gigabit Ethernet bridging
 - With SpaceFibre Interface Chip acting as GMII PHY and operating at 1GbE speeds
 - GMII interface is configured in place of one of the Parallel ports.

Study Achievements

- 32-bit GPIO interface
 - With multiple operating modes including
 - Data input/output
 - I2C and SPI interfaces
 - System time
 - Time-codes
 - Chip status
- Supports remote FPGA programming over SpaceFibre
 - Using a JTAG or SelectMAP programming interface to the FPGA.
- Configuration of the SpaceFibre Interface Chip itself
 - Over SpaceFibre, SpaceWire and local SPI interface
 - Initial configuration setting via the GPIO port
- Designed to fit in a package with around 256 pins
- SpaceFibre Interface Chip specified, designed, verified in simulation and validated in FPGA-based, hardware prototype
- Feasibility of transfer to radiation tolerant ASIC technology evaluated and confirmed through initial synthesis and formality check

- SpaceFibre Interface Chip
 - Extremely versatile and high-performance SpaceFibre Interface Chip
 - Designed
 - Implemented in VHDL
 - Verified through simulation
 - Validated in prototype hardware
 - Meets the requirements defined by ESA, Airbus, RUAG Space and STAR-Dundee
- SpaceFibre Interface Chip test results were
 - Compared against the chip specification in a verification matrix
 - Total of 179 specifications
 - Four deleted because they were no longer relevant
 - Nine were not implemented, with agreement from ESA
 - Of the remaining 166 specifications
 - 6 were partly implemented
 - 160 fully implemented and verified using a mixture of hardware testing and simulation

Summary and Conclusions

- Feasibility of migrating this design to a radiation tolerant ASIC
 - Assessed with an initial synthesis in STM 65nm technology
 - Results of this synthesis were successful
 - Formality check also performed with success
- Expected chip size was calculated
 - 36mm²
- Outline plan provided moving towards ASIC implementation