SYD-RALPOLSKA

Demonstration of SpaceFibre Technology Usage for Image Processing Applications

Final Presentation Days 1st June 2021

Polish Industry Incentive Scheme





- Introduction and objectives
- Requirements
- Design description
- Design verification in simulation
- Design validation in hardware
- Conclusions



Our company

SYDERAL Polska Sp. z o.o. – operational since June 2016

SME located in Gdansk (Poland)

Wholly owned by SYDERAL Swiss

Number of employees: 18 (4 in IC department)

Competences: electronics & software for space applications

Product lines:

- Mechanism and instrument controllers
- Quantum entanglement controllers for satellite QKD
- Flash mass memory modules







Project's objectives



PLIIS activity: Demonstration of SpaceFibre Technology Usage for Image Processing Applications



Main goals:


- Demonstrate a parallel operation of CCSDS-121 and CCSDS-123 compatible multispectral image compression IP cores on a high-performance FPGA evaluation board.
- Combine the CCSDS-123 and CCSDS 121 IP cores, demonstrate parallel operation of image compression algorithms, thus serving as a baseline for future developments in this technological area.
- Show the **SpaceFibre** interface as a high-throughput data transfer interface used to transmit hyperspectral images to the **CCSDS-121** and **CCSDS-123** compression cores to realise on-the-fly image compression.



Project KO: 17.07.2019

Project FR: **11.05.2021** Consortium consists of:

- Syderal Polska, Poland main contractor
- Thales Alenia Space España, Spain





Workplan



Requirements overview



© Techwell

- The requirements for this project have been prepared by TAS-E engineering team, having large experience in on-board data processing projects, as well as image compression.
- The set of requirements is also in line with the ones that ESA is requiring for future architectures in their ITTs.



- Receive hyperspectral images to be compressed through SpaceFibre interface (2.5 Gbps).
- Images in Band Interleaved by Pixel format (BIP).
- Send back compressed image through SpaceFibre interface.
- Use different SpaceFibre virtual channels for both compression cores (VC1 and VC2).
- Allow configuration of compression IP cores through SpaceWire RMAP (100 Mbps) or SpaceFibre VC0 interface.
- Allow debugging through UART interface.



- Online mode (on-the-fly) Image data received through the SpFi interface, compressed data is returned on the same SpFi virtual channel.
- Offline mode

Image to be compressed is first stored in external DDR memory, then with a DMA engine read from the memory and provided to the CCSDS cores. In the meantime compressed data is stored back in the external memory to be later read with SpW or SpFi VCO (RMAP).



- Compress the images with one of two compression cores:
 - Compression Core 1


Configured to perform the function of both CCSDS-123 (preprocessor) and CCSDS-121 (block adaptive encoding) – creating SHyLoC. Runtime configurable. Initial configuration for AVIRIS dataset.

- Compression Core 2 Configured to perform the function of CCSDS-123 (preprocessor + sample-adaptive encoding). Pre-configured for LANDSAT dataset.
- Allow simultaneous online compression using both compression cores.



General architecture

ELECTRONICS & SOFTWARE





FPGA modules development/reuse


ELECTRONICS & SOFTWARE

Module	Generated with Microsemi Libero SoC	External IP core	Fully developed in-house
CLK_RST	Х		
DDR3_ctrl	Х		
UART_ctrl	Х		
AHB_ctrl	Х		
AHB_APB bridge	Х		
SpFi		Х	
SpW RMAP		Х	
ccsds123		Х	
ccsds123_ccsds121		Х	
RMAP			Х
DMA_ctrl			Х



Clocking system #1

ELECTRONICS & SOFTWARE




Two PLL-s used:

- PLL 1 with 100 MHz clock input
- PLL 2 with 125 MHz clock input (from SERDES)



DMA_ctrl



DMA controller manages offline compression.


Responsible for:

- Reading image data from a selected address in SDRAM and providing this data to the appropriate compression core selected with multiplexers.
- Reading compression output from the compression core and saving this data at a selected address in SDRAM for future reading.



Verification environment

ELECTRONICS & SOFTWARE



Verification environment is based on three levels:

- Top of representative FPGA used for hardware validation.
- Environment composed by FPGA interface models as well as both CCSDS blocks input/output data comparator with written/read data via SpaceWire/SpaceFibre IF.
- All Test Cases, listed in the FPGA Verification Plan, used to verify the FPGA compliance to the FPGA specification.



Compression parameters for simulation

ELECTRONICS & SOFTWARE

		Core						
No.	Parameter	CCSDS123	Embedded CCSDS123	Embedded CCSDS121				
Prec	lictor constants							
1	Number of bands used for prediction P	3	3	3				
2	Prediction mode	full	full	full				
3	Local sum type	neighbour oriented	neighbour oriented	neighbour oriented				
4	Weight component resolution Omega	10	10	10				
5	Register size R	32	32	32				
6	Weight update scaling exponent final parameter v_max	3	3	3				
7	Weight update scaling exponent initial parameter v_min	-1	-1	-1				
8	Weight update factor change interval t_inc	4	4	4				
9	Weight initialization mode	default	default	default				
Sam	ple-adaptive encoder constants	-						
10	Initial count exponent gamma_0	1	1	1				
11	Accumulator initialization type	constants	constants	constants				
12	Accumulator initialization constant k	3	3	3				
13	Rescaling counter size gamma*	6	6	6				
14	Unary length limit Umax	16	16	16				
Bloc	k-adaptive encoder constants							
15	Block size J	-	-	16				
16	Reference sample interval r	-	-	32				
17	Code option	-	-	basic				



- Image files for simulation have been prepared with a Python script – all files contain incremental samples values, starting from 0x00.
- Compressed reference files have been prepared with the Compressor tool, which is distributed as a part of the WhiteDwarf Data Compression Evaluation Tool available at ESA website.
- Compressed output generated by compression cores is compared with prepared reference files at the end of the simulation.





Simulation test cases included:

- SpaceFibre configuration in run-time,
- SpaceFibre VC0 (RMAP) and SpaceWire RMAP memory write/read,
- Compression core 1 configuration in run-time,
- Compression core 1 and 2 operation in online and offline modes,
- Simultaneous online compression on both compression cores

SYD-RAL POLSKA

ELECTRONICS & SOFTWARE

Verification results

On document	PLIIS-SYD	PL-SFIC-P	L-0002_is1A	FPGA Verificatio	on Plan	
Last modification Date/time	15.04.2021					
Environment Version	SFIC_DB_00	03				
Test ID	Status	Туре	Operator	Version	Run date	Comment
TAG-IC-TP-FPGA-0201	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.4
TAG-IC-TP-FPGA-0202	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.5
TAG-IC-TP-FPGA-0203	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.6
TAG-IC-TP-FPGA-0204	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.7
TAG-IC-TP-FPGA-0205	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.8
TAG-IC-TP-FPGA-0206	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.9
TAG-IC-TP-FPGA-0207	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.10
TAG-IC-TP-FPGA-0208	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.11
TAG-IC-TP-FPGA-0209	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.12
TAG-IC-TP-FPGA-0210	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.13
TAG-IC-TP-FPGA-0211	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.14
TAG-IC-TP-FPGA-0212	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.15
TAG-IC-TP-FPGA-0213	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.16
TAG-IC-TP-FPGA-0214	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.17
TAG-IC-TP-FPGA-0215	CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.18
Legend:						
Status = CLOSED if tes	t is passed a	and succes	sful on configu	ured item, OPEN	otherwise.	
Status, Operator, Versio	n and Run d	late are mai	ndatory for any	y CLOSED Test	ID.	

Passed.





Entire design has been synthesised with Synplify Pro tool(Q-2020.03M-SP1) and implemented with Libero SoC (v12.6) for the following device:


- Family: RTG4
- Device: RT4G150
- Package: 1657 CG
- Speed grade: -1

esource Usage 	+	+	+
Туре	Used	Total	Percentage
4LUT DFF I/O Register User I/O Single-ended I/O Differential I/O Pairs RAM64x18 RAM1K18 MACC H-Chip Globals CCC RCOSC_50MHZ SYSRESET SERDESIF Blocks FDDR GRESET RGRESET	<pre>47791 29470 0 10 114 92 111 16 166 27 16 27 16 2 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</pre>	151824 151824 2151 717 717 358 210 209 462 48 8 1 1 6 2 1 206	<pre> 31.48 19.41 0.00 15.90 12.83 3.07 55.24 79.43 5.84 33.33 25.00 0.00 100.00 16.67 50.00 100.00 11.65</pre>




General HW test setup #1


ELECTRONICS & SOFTWARE



The Breadboard Model of the SFIC (SFIC BB) consists of the RTG4-based development kit from Microsemi and contains the following elements:

- Microsemi RTG4 development kit
- FMC expansion card that extends the interfaces of the development board, incorporating 4 SpaceWire and 2 SpaceFibre interfaces.






20



General HW test setup #2

ELECTRONICS & SOFTWARE



The test-PC incorporates 2 PCIe boards offering SpaceWire and SpaceFibre interfaces:

- STAR-Dundee SpaceWire PCI Express
- Teletel iSAFT Quad SpaceFibre PCIe



© www.star-dundee.com



© iSAFT_SpFi_Card_Datasheet



Actual view from the lab







Ball Aerospace COSMOS software suite can be used to control a set of embedded systems. These systems can be anything from test equipment to development boards and satellites.

In SFIC, it has been used on the test PC to orchestrate whole tests execution by controlling all used communication interfaces.

	A COSMOS Command	d and Telemetry Serv	er							-		🖳 Test Runner						-	\square \times
	File Edit Help											File Edit Script Help							
COSMOS (Interfaces Targets	Cmd Packets T	m Packets Ro	uters	Logging	Status						Pause on Error	Manual	Test Suite:	FunctionalTestSuite	•	Start	Setup	Teardown
COSMOS	Interface	Connect/Disconne	ct Connected?	Clients	Tx Q Size	Rx Q Size	Bytes Tx	Bytes Rx	Cmd Pkts	Tim Pkts	View Raw	Continue Test Case after Error	Loop Testing	Test Group:	F 06 test case 1 compression core 2	•	Start	Setup	Teardown
	BOARD_PWR_INT	Disconnect	true	0	0	0	40	25	10	5	View Raw	Abort Testing after Error	Break Loop after Error	Test Case-	test_step_0001_connect_the_spw_connector	•	Start		
	SPW_RMAP_INT	Disconnect	true	0	0	0	480	484	0	20	View Raw		1	reat code.			June		0%
Commandin	SPFI_VC_0_RMAP_INT	Disconnect	true	0	0	0	69	59	0	4	View Raw	Executing Test Case:			Pass: 11 Skip: 0 Fail:	0			0%
Æ	SPFI_VC_1_INT	Disconnect	true	0	0	0	0	0	0	0	View Raw	s	Results				×	Pause	Stop
	SPFI_VC_2_INT	Disconnect	true	0	0	0	18874368	8499420	0	161	View Raw	1 TestRunner.sta	2021/05/25 14:01:02 405: 5	vocuting Fund	ionalTestSuite:F 06 test case 1 compres	cion coro 1	-		
COSMOS (UART_INT	Disconnect	true	0	0	0	0	8	0	2	View Raw				_1_compression_core_2:setup:PASS	sion_core_2	^		
Command Sender													Verifies requirements TAG-IC-RS-FPGA-0090-1/-						
	2021/05/25 14:01:05.787	INFO: cmd("BOARD	WR REG TH PO	WER ON	OFF")								TAG-IC-RS-FPGA-0110-1/-						
relementy	2021/05/25 14:01:10.769	WARN: Unlogged raw	data of 21 bytes	being sent	t to interface	SPW_RMAP	INT				~		TAG-IC-RS-FPGA-0140-1/- TAG-IC-RS-FPGA-0150-1/-						
	2021/05/25 14:01:10.795 2021/05/25 14:01:12.013	WARN: Unlogged raw	data of 16 bytes	being sent	t to interface	SPW RMAP	INT						TAG-IC-RS-FPGA-0150-1/- TAG-IC-RS-FPGA-0220-1/-						
	2021/05/25 14:01:12.056 2021/05/25 14:01:13.420	WARN: Unlogged raw WARN: Unlogged raw	data of 16 bytes data of 16 bytes	being sen' being sen'	t to interface t to interface	E SPW_RMAP SPW_RMAP	INT						TAG-IC-RS-FPGA-0230-1/-						
COSMOS	2021/05/25 14:01:13.764 2021/05/25 14:01:13.806	WARN: Unlogged raw	data of 16 bytes	being sent	t to interface	SPW RMAP	INT						TAG-IC-RS-FPGA-0240-1/- TAG-IC-RS-FPGA-0540-1/-						
Packet	2021/05/25 14:01:15.193	WARN: Unlogged raw	data of 6291456	bytes beir	ng sent to int	terface SPFI	VC 2 INT						TAG-IC-RS-FPGA-0800-1/-						
Viewer	2021/05/25 14:01:16.502 2021/05/25 14:01:21.210	WARN: Unlogged raw INFO: cmd("BOARD	data of 16 bytes PWR TC POWER	OFF with /	t to interface AUTH CODE	E SPW_RMAP 85")	_INT								_1_compression_core_2:test_step_0001_c				
Line Data and	2021/05/25 14:01:23.239 2021/05/25 14:01:23.249	INFO: cmd("BOARD_	WR REQ_TM_PO	WER_ON_	OFF")		21/05/25 14:01	23 240)							_1_compression_core_2:test_step_0002_c 1 compression core 2:test step 0003 c				
	2021/05/25 14:01:25:245	TAKIL BOARD_FIIK	INDFORMER_OND	Join Share	55 - 611 151	10000 (20)	1103/23 14:01	.23.249)			~		2021/05/25 14:01:10.812: F	06_test_case	_1_compression_core_2:test_step_0004_c	onfigure_sp			
															_1_compression_core_2:test_step_0005_c _1_compression_core_2:test_step_1002_c				
Command Se	ender				- 0	0 X	R Packet	Viewer : Forma	tted Telemetr	y with Units	- 0				_1_compression_core_2:test_step_1002_c				
File Mode H	elp						File View	Help							_1_compression_core_2:test_step_1004_v 1 compression core 2:test step 1005 c				
						0									_1_compression_core_2:teardown:PASS	ompare_wii			
						e.	Taxanta CD	V DMAD		Dealers The	READ_SINGLE_REG_F		2021/05/25 14:01:23.353: C	ompleted Fun	ctionalTestSuite:F_06_test_case_1_compre	ssion_core_			
Target: SPW_RM	AP	▼ Command: REC	_TM_FPGA_VERS	SION	•	Send	Target: SPI						Test Summary						
Description: Issue	IS TM_FPGA_VERSION						Description:	Telemetry retur	ned in respons	e to TM_REAI	D_SINGLE_REG		Run Time : 20.95 seconds						
Parameters:								ltem			Value		Total Tests : 11 Pass : 11						
Name	Value or State	Units		Descriptio	on		5	*RECEIVED					Skip:0						
ADDRESS:	0x30	000050 RM4	P Subaddress				6		IAP_ILID:		0xF		Fail:0						
RMAP_HCRC:		0 RM4	P Header CRC -	calculate	d automatio	cally	7		VAP_PID:		0)						~		
							8		AP_INST:		07		<			>			
							9		MAP_STS:		0)				ОК				
							10	RN	IAP_TLID:		OxI						_		
							11		AP_TRID:		0xABC								
				_		_	12	RMAP_R	ESERVED:		0)								
	Pressing Enter on the line re TC POWER ON with AUTH		ano)	_			13		AP_DLEN:		0	Script Output:							
cmd("SPW_RMAP R	EQ_TM_FPGA_VERSION wi	ith ADDRESS 8053064					14	RMA	P_HCRC:		0×C		onal_test_suite.rb:645): cmd("BOA	RD_PWR REQ_T	M_POWER_ON_OFF") DWER_ON_OFF received 1 times after waiting 0.02				^
	EQ_TM_FPGA_VERSION wi EQ_TM_FPGA_VERSION wi						15		DATA:		0x2000	2021/05/25 14:01:23.276 (function	onal test suite.rb:645): CHECK: BO	DARD PWR TM	POWER ON OFF STATUS == 'OFF' success with va	alue == OFF			
			-				16	RMA	P_DCRC:		07	2021/05/25 14:01:23.301 (SCRIP	TRUNNER): Script completed: Func	tionalTestSuite_	_06_test_case_1_compression_core_2				~
cmd("SPW_RMAP	REQ_TM_FPGA_VERSION	N with ADDRESS 805	306448, RMAP_F	HCRC 0")	sent. (4)		CORMOS												•
							COSMOS pa	acket received	count			teardown							



- Actual multi- and hyperspectral satellite images have been used (for AVIRIS and LANDSAT) as an input for compression.
- Compressed reference files have been prepared in the same manner as for simulation.

No.	Name	Dataset	Nx	Ny	Nz	D	Sign	Endianness
1	aviris_crop_raw_h512w512n224_uint16_be	AVIRIS	512	512	224	16	signed	big endian
2	aviris_crop_raw_h128w256n224_uint16_be	AVIRIS	256	128	224	16	signed	big endian
3	aviris_crop_raw_h64w128n224_uint16_be	AVIRIS	128	64	224	16	signed	big endian
4	landsat_h1024w1024b6_uint8	LANDSAT	1024	1024	6	8	unsigned	little endian

Total: 15 Functional Test Cases and 4 Performance Test cases.

SYD-RAL POLSKA

ELECTRONICS & SOFTWARE

🛃 Test Runner						_	\Box \times
File Edit Script Help							
Pause on Error	Manual	Test Suite:	FunctionalTestSuite	•	Start	Setup	Teardow
Continue Test Case after Error	Loop Testing	Test Group:	F_06_test_case_1_compression_core_2	•	Start	Setup	Teardow
Abort Testing after Error	Break Loop after Error	Test Case:	test_step_0001_connect_the_spw_connector	•	Start		
Executing Test Case:	1	1	Pass: 173 Skip: 0 Fail:	0			0%
s 🗹	Results				×	Pause	Stop
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0021/05/25 14:20:08.406: F_1 0021/05/25 14:20:11.338: F_1 0021/05/25 14:20:15.479: F_1 0021/05/25 14:20:15.479: F_1 0021/05/25 14:20:19.603: F_1 Verifies requirements TAG-IC-RS-FPGA-0090-1/- TAG-IC-RS-FPGA-0080-1/- 1021/05/25 14:20:21.582: F_1 0021/05/25 14:20:22.497: F_1 0021/05/25 14:20:22.498: F_11 0021/05/25 14:20:25.488: F_11 0021/05/25 14:20:20.522: F_11 0021/05/25 14:20:30.323: F_11 0021/05/25 14:20:30.323: F_11 0021/05/25 14:20:44.263: F_11 0021/05/25 14:20:44.263: F_11 0021/05/25 14:20:44.263: F_11 0021/05/25 14:21:39.308: Fun 0021/05/25 14:21:39.308: Fun 0021/05/25 14:21:39.308: Cor Test Summary Run Time : 13 minutes, 32.47 s total Tests : 173 tass : 173 skip : 0	4_test_case 4_test_case 4_test_case 5_simultane 5_simultane 5_simultane 5_simultane 5_simultane 5_simultane 5_simultane 5_simultane 5_simultane 5_simultane 5_simultane 5_simultane 5_simultane 5_simultane 5_simultane	ous_online_test:test_step_0001_connect_the ous_online_test:test_step_0002_connect_the ous_online_test:test_step_0003_check_conn ous_online_test:test_step_0005_check_conn ous_online_test:test_step_1002_configure_s ous_online_test:test_step_1003_enable_com ous_online_test:test_step_1004_configure_c ous_online_test:test_step_1005_start_sendir ous_online_test:test_step_1005_start_sendir ous_online_test:test_step_1006_check_seco ous_online_test:test_step_1008_compare_w ous_online_test:test_step_1008_compare_w ous_online_test:test_step_1008_compare_w ous_online_test:test_step_1008_compare_w ous_online_test:test_step_1008_compare_w ous_online_test:test_step_1008_compare_w ous_online_test:test_step_1008_compare_w ous_online_test:test_step_1008_compare_w	e_spw_ e_spw_ e_spfi_ ection_ pacefib ection_ pressi compress nd_data ompress nd_cor	coi coi cor PA re: .ag ssic on_ ssic a_f sioi e:F		

HW validation results

Passed.





Each compression core throughput has been calculated by dividing amount of transmitted data (in bits) by the core compression time measured inside the FPGA.

Core frequency: 50 MHz

AHB frequency: 50 MHz

Parameter	Core 1 [Mbps]	Core 2 [Mbps]
Online mode core throughput	762.809	228.881
Offline mode core throughput	186.440	173.966

Maximum throughput reached for compression core 1 (SHyLoC) ~763 Mbps (~0.745 Gbps)



- Syderal Polska presented a demonstrator of SpaceFibre technology usage for image processing applications on the high-performance FPGA development board.
- AVIRIS and LANDSAT dataset images compression was performed both in online and offline modes.
- SHyLoC (Compression core 1) parameters were possible to be updated in run-time.
- It was possible to compress both cores simultaneously.
- Throughput of ~763 Mbps using SpaceFibre interface has been achieved for SHyLoC.



Thank you for your attention!