COMPASTA: Integration of the COMPASS and TASTE toolsets

Marco Bozzano, Roberto Cavada, Alessandro Cimatti, Alberto Griggio, Massimo Nazaria, Stefano Tonetta

Fondazione Bruno Kessler, Trento Italy

MBSE 2021





The COMPASTA Study

- The Study at a glance
 - Acronym: COMPASTA
 - Type: Early Technology Development
 - Funded as an idea in OSIP (MBSE Campaign)
 - Contractor: Fondazione Bruno Kessler (FBK), Trento, Italy
 - Duration: 18 months (April 2021 October 2022)

■ FBK

- Research Foundation (over 400 researchers)
- Embedded Systems Unit: about 30 people





Background: the COMPASS tool

- Tool for model-based system/SW co-engineering
- Developed in a series of ESA studies (2008-2016)
 - Latest release in 2019
- Input language is a variant of AADL (called SLIM)
- Functionality: formal design, formal V&V
- Based on model checking



- Requirements specification
- Requirements analysis
- Contract-based design
- Functional verification
- Fault injection
- Safety assessment and
- dependability: FTA, FMEA
- FDIR Analysis



Background: the TASTE tool

- Tool for model-based design of embedded, real- time systems
- Created by initiative of ESA in 2008
- Several modeling languages
 - ASN.1, AADL, SDL, Simulink, etc.
- Ecosystem: graphical editors, visualizers, code generators



- Many languages
- Push-button compilers for deployment
- Graphical editor for AADL
- Graphical editor for SDL
- High integrability







Objectives of COMPASTA

- Integration of the existing COMPASS and TASTE toolchains
- Goal: a comprehensive, end-to-end toolchain that covers system development, early verification and validation, safety assessment and FDIR, system deployment
 - COMPASS used to build a formal model of the system architecture, the HW components and their faults, and to validate the formal model
 - TASTE used to model the SW components, for code generation and deployment, and to test the final implementation
- Goal: foster the adoption and the industrial exploitation of the COMPASS+TASTE integrated toolchain





TASTE+COMPASS: Technical approach

- Definition of common input languages for model-based specifications
 - AADL, SDL
- Integration of COMPASS back-ends for V&V into TASTE
 - COMPASS back-ends can be called from TASTE to perform formal V&V
 - Lightweight integration into the TASTE GUI, and script-based interaction
- Encoding of AADL and SDL specifications into the language of the back-ends
- Automated formal analyses using the back-ends
- Extended editors and visualizers







A comparative view of COMPASS and TASTE functionality

Development phase	COMPASS functionality	TASTE functionality
Requirements specification	Specification of properties and requirements	
	Requirements analysis	
Architectural design	Contract-based design and refinement	
	Specification of system architecture (AADL)	Specification of system architecture (AADL)
Behavioral specification	Specification of the behavior of HW components (extended version of AADL)	Specification of the behavior of SW components (SDL or other language)
	Formal verification of functional behavior	
	Specification of HW faults	
	Fault injection/ Model extension	
	Formal verification of functional behavior (in presence of faults)	
	Fault Tolerance evaluation and dependability assessment	
Deployment		SW implementation
		Specification of the deployment on the target HW
		Code generation
	Trace validation for testing	Testing of the implementation



- Redundant power system
 - Generators charging batteries
 - Batteries powering loads via circuit breakers
- Redundancies
 - Redundant lines between generators and batteries and between batteries and loads
- Faults
 - Generators stuck at off, batteries stuck at off, circuit breakers stuck at open/closed
- Requirements
 - All loads must be powered
 - A load must be powered by at most one battery at any given time, otherwise it gets broken
- FDIR components
 - Manage re-configurations





- Modeling the system architecture (AADL)
 - Use the graphical editor available in the TASTE interface view





- Modeling the behavior of HW components (SLIM)
 - Declare a function block of type SLIM, and use an external textual editor (SDE)





Modeling the behavior of SW components (SDL)

• Use the OpenGEODE graphical editor available in TASTE





Specification of properties and contracts

Name	Property
All loads powered	Always (Id1.is_powered and Id2.is_powered)
At least one load powered	Always (Id1.is_powered or Id2.is_powered)
No loads broken	Never (ld1.is_broken or ld2.is_broken)

Component	Name	Assumption	Guarantee		
Generator	power	true	always(voltage_out >= 10)		
Battery	power	always(voltage_in >= 10)	always(voltage_out >= 10)		
CircuitBreaker	cmd_closed	true	always(cmd = enum:closed		
			-> status = enum:closed)		
	cmd_open	true	always(cmd = enum:open		
			-> status = enum:open)		
FDIRGen	Power	always(voltage_in_1 >= 10 or	always(voltage_out_1 >= 10 and		
		voltage_in_2 >= 10)	voltage_out_2 >= 10)		
FDIRCb	cmd	always(voltage_in_1 >= 10 and	always(cmd_bat1 = enum:on and		
		voltage_in_2 >= 10)	cmd_bat2 = enum:on and		
			cmd_cb1 = enum:closed and		
			cmd_cb2 = enum:closed and		
			cmd_cb3 = enum:open)		





Specification of properties and contracts

FONDAZIONE

• Open an external textual editor from TASTE



Fault injection

• An example: permanent fault associated to generators





Formal verification

• Call the formal verification functionality from TASTE

			interfaceview.xml @ mockup - Qt Creator	
<u>File</u> <u>E</u> dit	t <u>B</u> uild <u>D</u> ebug <u>A</u>	nalyze <u>T</u> ools <u>W</u> indow <u>H</u> elp		
	Projects	Clang-Tidy and Clazy	(x) (x) (x) (A □ EE 12 1 (1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
	- 🔺 mockup	Valgrind Memory Analyzer		
Welcome	mockup	Valgrind Memory Analyzer with (I GDB	
	👻 📷 Other fil	Valgrind Function Profiler		
Edit	🔓 inter	QML Profiler		
Luit	moci	Valgrind Memory Analyzer (Exter	FORMAL VERIFICATION FUNCTIONALITY	
	to mock	Valgrind Function Profiler (Extern	ernal Application)	
Design		QML Profiler (Attach to Waiting A	Application)	
- Ŵ		Formal Verification (AADL/Slim)) Dependability and Safety	
Debug			FDIR Analysis	
بر		20		
Projects		9.0		
•				
Help				
		X	Generator1 Battery1	
		E I		
		L'		
		. ↑.		
	Open Documents	♦ 8+	Generator2	
	Interfaceview.xml*			
	•			

110



- Formal verification
 - Functional verification
 - Dependability and safety assessment (FTA/ FMEA)
 - FDIR analysis
- Use the COMPASS back-ends to generate the results



* The property is false

Name

don fdir fdir fdir

fdir fdir

fdir fdir fdir fdir

fdir fdir fdir fdir

fdir fdir fdir

fdir: fdir: fdir: fdir: fdir: fdir:

The LTL property: Globally, it is always the case that {ldl.is_powered and ld2.is_powe

	Step1	Step2	Step3	Step4
ve				
e_delta				
1_activated				
1.active				
1.alarm_gen				
1.delay	(0)	(1)	(1)	(1)
1_do_go_to_secondary1				
1_do_go_to_secondary2				
1_do_#tau				
1.gen1_voltage_out	(6)	(6)	(6)	(6)
1.gen2_voltage_out	(6)	(6)	(6)	(6)
1.go_to_secondary1				
1.go_to_secondary2		fdir1 go to	secondarv1: F	ALSE
1.id	(1)	(1)	(1)	(1)
1.mode	(mode_base)	(mode_base)	(mode_base)	(mode_base)
1_reactivated				
1.resolved_go_to_secondary1				
1.resolved_go_to_secondary2				
1.stutter				
1_t_#delta	(1)	(0)	(0)	(0)
1.timed				
1_val_gen1_voltage_out	(6)	(6)	(6)	(6)
1_val_gen2_voltage_out	(6)	(6)	(6)	(6)
1.valid				
1_val_valid				
2_activated				
2.active				
2.cmd_bat1	(on)	(on)	(on)	(on)
2.cmd_bat2	(on)	(on)	(on)	(on)
2.cmd_cb1	(closed)	(closed)	(closed)	(closed)
2.cmd_cb2	(closed)	(closed)	(closed)	(closed)
2.cmd_cb3	(open)	(open)	(open)	(open)





Code generation, deployment and testing

• Use the TASTE functionality







TASTE + COMPASS Workflow: Summary

- COMPASS and TASTE provide complementary functionality
- COMPASS functionality used to:
 - Model the system architecture
 - Model the HW components and their faults
 - Validate a formal model of the system
- TASTE functionality used to:
 - Model the SW components
 - Code generation
 - Deployment
 - Testing of the deployed system



Conclusions

- The goal of COMPASTA is to integrate COMPASS functionality into TASTE, and produce a comprehensive, end-to-end toolchain for system design, formal verification and validation, and deployment
- The Study is ongoing final results are expected by the end of 2022





