Rad-Hard Mixed-Signal IP-cores in a Fully Depleted Silicon-On-Insulator 22nm Technology

(Abstract)

I. CONTENT

The preliminary structure of the paper is described below:

- 1. Summary
- 2. Introduction
- 3. DAC IP-core
- 4. Transmitter IP-core
- 5. ADC IP-core
- 6. Conclusions
- 7. Acknowledgements
- 8. References

II. ABSTRACT

The 22FDX technology from Global Foundries [1] is a commercial cutting-edge manufacturing process for integrated circuits. This process combines a characteristic minimum gate length of 22 nm and a FD-SOI (Fully Depleted Silicon-On-Insulator) multi-layered structure. These technological features allow adaptative body bias, ultra-low voltage supply and ultra-low leakage, that benefit, from an electrical circuit application point of view, power-efficient RF signaling, high-performance computing, and robust MRAMs (Magneto-resistive Random-Access Memory). Therefore, this technology is extremely suitable to overcome the current product solutions used in high-speed and low-power AMS (Analogue and Mixed-Signal) applications. Particularly, the SOI technological feature guarantees immunity against single event latch-up.

Although the 22FDX technology is noteworthy, it also presents several challenges for AMS applications. The ultra-low voltage supply leaves reduced space for analog signals. Additionally, the inter-device variability of the threshold voltage due to short channel effects voids some design assumptions used in classic circuit structures. Moreover, for AMS Space applications, ionizing radiation affects the threshold voltage of the FET (Filed-Effect Transistor) devices and degrades the performance of linear circuits. In return, the high operational speed of the technology devices increases the time resolution. Consequently, novel circuital solutions are required to cover the same higher-level functionality.

Our ongoing research, in the frame of the EFESOS project [2], is focused on the development of several rad-hard AMS IP-cores suitable for their integration in complex SoC (System-on-Chip) products for Space applications. For the time being, the design of a high-speed (2 Gsps) medium resolution (10-bit, 5-ENOB) DAC (Digital-to-Analogue Converter) and a high-speed data transmitter (10 Gbps, 1E-12 BER) IP-cores has been accomplished. Furthermore, the design of a high-speed (2 Gsps) medium resolution (10-bit, 9-ENOB) ADC (Analogue-to-Digital Converter) IP-core is ongoing. Although verified by simulation (or partially verified in the case of the ADC), none of these designs have been electrically tested yet. In any case, there are still not similar European solutions available in the market based in the 22FDX technology and proven under radiation [3–5].

The DAC has a current steering segmented architecture, taking the best of the binary-weighted and thermometrical approaches for the current source implementation: on one hand, binary weighted current sources occupy smaller area and are easier to control; on the other hand, thermometrical current sources bring lower DNL (Differential non-Linearity), greater dynamic performance, and monotonicity. Therefore, the combination of both topologies brings a good balance among dynamic performance, power consumption, and area. The 10-bit digital input is binary coded. The six MSBs (Most Significant Bits) drive the thermometric segment by means of two binary-to-thermometric decoders: the most significant three control the row decoder, and the least significant three the column decoder. In fact, the 63 unary elements of this segment are arranged physically and logically in a matrix configuration to optimize area. The four LSBs (Least Significant Bits) are synchronized with the six MSBs with a delay equalizer, so that the binary-weighted current sources are aligned in time with the unary ones.

The data transmitter converts low-speed (up to 625MHz) words (16-bit) into a high-speed single bit stream up to 10 Gbps. Transmitted data can be encoded in an 8b/10b scheme. A high-speed clock (up to 5 GHz) is obtained by multiplying the input clock (up to 625MHz) and used to synchronize the data transmission. The data are serialised using a DDR (Double Data Rate) high-speed shift register and then sent to the communication channel using a CML (Current-Mode Logic) high-speed driver with 50 Ω output impedance. In addition, the transmitter allows signal pre-emphasis to mitigate the effect of the channel high frequency attenuation. The pre-emphasis levels are configurable to adapt the transmission to different channels.

The ADC digitize a high-frequency analogue signal (up to 1.4 GHz) with a 10-bit resolution. It is implemented with an 8stage pipelined architecture. Each of the initial seven stages is composed by a ping-pong residue amplifier and a 1.5-bit ADSC (Analogue-to Digital Sub-Converter). The seven MSBs of the ADC output are obtained from the redundant digital information generated by these initial stages. The three LSBs are directly obtained from the final stage, which is implemented as a 3-bit flash ADSC with a one-hot digital output after bubble correction. A digital core aligns the data of the different stages and corrects detected errors. All the composing parts of the ADC operate at 2 GHz.

III. PRIMARY AUTHORS

Ernesto Pun García Arquimea Aerospace, Defence & Security Leganés (Madrid), Spain <u>epun@arquimea.com</u>

IV. CO-AUTHORS

Luis Pallarés-Puerto Arquimea Aerospace, Defence & Security Leganés (Madrid), Spain <u>lpallares@arquimea.com</u>

Carlos Benito-Sánchez Arquimea Aerospace, Defence & Security Leganés (Madrid), Spain <u>cbenito@arquimea.com</u>

Alberto Gancedo-Reguilón

Arquimea Aerospace, Defence & Security Leganés (Madrid), Spain <u>lpallares@arquimea.com</u>

Jose Bosch-Esteve Arquimea Aerospace, Defence & Security Leganés (Madrid), Spain <u>ext.jbosch@arquimea.com</u> Úrsula Gutierro-Masa Arquimea Aerospace, Defence & Security Leganés (Madrid), Spain ugutierro@arquimea.com

Jesús López-Soto Arquimea Aerospace, Defence & Security Leganés (Madrid), Spain jlopez@arquimea.com

> Miroslav Marinkovic GALIKEP Pirot, Serbia <u>mmarinkovic@galikep.com</u>

Juan Antonio Torreño-Carrera CRISA (Airbus Defence and Space) Tres Cantos (Madrid), Spain juan-antonio.torreno@airbus.com

V. REFERENCES

[1] 22FDX® 22nm FD-SOI technology. Available: https://www.globalfoundries.com/sites/default/files/product-briefs/pb-22fdx-26-web.pdf

- [2] Evaluation of 22 nm Fully depleted Silicon-on-insulator technology for Space Availbable: https://cordis.europa.eu/project/id/821883
- [3] M. Jotschke, S. S. Rao, B. Prautsch and T. Reich, "Ultra-Low-Power SAR ADC in 22 nm FD-SOI technology using Body-Biasing," ANALOG 2018; 16th GMM/ITG-Symposium, 2018, pp. 1-5. Available: <u>https://ieeexplore.ieee.org/document/8576831</u>
- [4] Venkatesha, Shishira Subbarao, "Design of an ultra-low-power current steering DAC in a modern SOI technology". Available: <u>https://publica.fraunhofer.de/eprints/urn_nbn_de_0011-n-5810804.pdf</u>
- [5] J. Rafique, T. Nguyen and S. P. Voinigescu, "A 4.6V, 6-bit, 64GS/s Transmitter in 22nm FDSOI CMOS," 2019 IEEE BiCMOS and Compound semiconductor Integrated Circuits and Technology Symposium (BCICTS), 2019, pp. 1-4, doi: 10.1109/BCICTS45179.2019.8972727. Available: https://ieeexplore.ieee.org/document/8972727