

FLIGHT SOFTWARE DEVELOPMENT WITH TASTE

Steve Duncan

MBSE 2022



 Date:
 23/11/2022

 /// 1
 Ref:
 TASUK/19280/PRS/001

 Template:
 83230347-DOC-TAS-EN-006

© 2022 Thales Alenia Space UK Ltd The views expressed herein can in no way be taken to reflect the official opinion of the European Space Agency

- Space Inspire is a mid-sized communications satellite solution that complements the existing SpaceBus NEO product line
- Extremely high capacity, agility, in-orbit reconfiguration
- Designed for very competitive price point
- Platform for ASTRA 1Q, SES-26, ARABSAT 7A, Intelsat 41 & 44




© 2022 Thales Alenia Space UK Ltd The views expressed herein can in no way be taken to reflect the official opinion of the European Space Agency

SPACE INSPIRE GYRO

• Part of the ACE-HPU modular avionics subsystem

- Multipurpose I/O
- Secondary power distribution
- Auxiliary propulsion control
- High power conditioning and distribution to PF/PL
- High voltage control and distribution for electric propulsion
- Cost reduction through use of upscreened industrial and automotive components
- Use of rad-hard ICs in low-cost packages








/// 3 Date: 23/11/2022 /// 3 Ref: TASUK/19280/PRS/001 Template: 83230347-DOC-TAS-EN-006

© 2022 Thales Alenia Space UK Ltd The views expressed herein can in no way be taken to reflect the official opinion of the European Space Agency

DPC MICROCONTROLLER

- Digital Programmable Controller (DPC)
- Radiation Hardened
- Low FM cost (BGA package)
- High Performance
- Large array of on-chip peripherals
- Full tool chain and driver support



Manufacturer	Thales Alenia Space
CPU	MSP430
Word size	16
Clock	15-60 MHz
Cores	3
Endianism	little
Program/Data RAM (kB)	28 / 14
PROM	External SPI NVRAM
ADC	4 x 13 bit
DAC	3 x 12 bit
Mil-1553B	\checkmark
CANbus	\checkmark
SpaceWire	×
Radiation class	Rad-hard
FM availability	\checkmark




/// 4

0 2022 Thales Alenia Space UK Ltd The views expressed herein can in no way be taken to reflect the official opinion of the European Space Agency

GYRO ARCHITECTURE

- Single SGH-03 device per axis
- Each axis has a dedicated DPC microcontroller
- RAS, SSM cores perform detector control
- COM core handles communications
- External bus connection is CANbus or (optionally) UART
- Internal inter-axis communications using UART






 Date:
 23/11/2022

 /// 5
 Ref:
 TASUK/19280/PRS/001

 Template:
 83230347-DOC-TAS-EN-006

© 2022 Thales Alenia Space UK Ltd The views expressed herein can in no way be taken to reflect the official opinion of the European Space Agency

SW LAYERS (COM)





Manually coded




Autogenerated, replaceable





TASTE AADL MODEL





 Date:
 23/11/2022


 /// 7
 Ref:
 TASUK/19280/PRS/001

 Template:
 83230347-DOC-TAS-EN-006

© 2022 Thales Alenia Space UK Ltd The views expressed herein can in no way be taken to reflect the official opinion of the European Space Agency

DYNAMIC ARCHITECTURE


- Inter-axis communication adds significant complexity through the addition of new failure paths
- Robustness must be designed in from the start
- rejection of messages with bit errors
- Detection of lost characters
- recovery message loss
- Formal specification of the protocols in SDL
- SDL can be analysed, executed and proven





© 2022 Thales Alenia Space UK Ltd The views expressed herein can in no way be taken to reflect the official opinion of the European Space Agency


UART DLC LAYER RX



Template: 83230347-DOC-TAS-EN-006

a Thales / Leonards company

REMOTE AXIS MANAGER





 Date:
 23/11/2022


 /// 10
 Ref:
 TASUK/19280/PRS/001

 Template:
 83230347-DOC-TAS-EN-006

© 2022 Thales Alenia Space UK Ltd The views expressed herein can in no way be taken to reflect the official opinion of the European Space Agency

DESIGN VERIFICATION

- o SDL is first verified by inspection
- Test cases are then identified that will invoke all FSM transitions
- Test cases are executed on the end-to-end model within the TASTE VM
- Manual control possible via TASTE GUI
- Sessions saved as Python scripts and replayed
- Animation of the system behaviour is key benefit of TASTE
- Design is verified before any implementation commences





 Date:
 23/11/2022

 ///
 11
 Ref:
 TASUK/19280/PRS/001

 Template:
 83230347-DOC-TAS-EN-006

0 2022 Thales Alenia Space UK Ltd The views expressed herein can in no way be taken to reflect the official opinion of the European Space Agency

AUTOGENERATED FSM CODE

Computational Model

- Transitions driven by Provided Interface (PI) calls
- Transitions are atomic, code is not re-entrant
- Timers do not interrupt transitions
- Outputs conducted via Required Interface (RI) calls
- RIs may be executed in context of calling process, or asynchronously by IPC (user's choice)
- OpenGeode code generator mods
- Typographic case used in SDL identifiers is preserved
- Direct access to context structure is replaced by pointer mechanism
- runTransition() function is simplified, "next transition" removed
- Functions specific to the TASTE VM are omitted, e.g. get_sender()
- Autogenerated code is subject to the same verification as manually generated code

```
void RTDLCR PI PHYRxChar(T UINT8 * p1)
   switch(active context->state)
      case RECEIVING:
         active context->rxChar = *p1;
         RTDLCR_runTransition_RECEIVING_PHYRxChar();
         break;
      case IDLE:
         active context->rxChar = *p1;
         RTDLCR runTransition IDLE PHYRxChar();
         break;
      default:
         break:
```




 Date:
 23/11/2022

 ///
 12
 Ref:
 TASUK/19280/PRS/001

 Template:
 83230347-DOC-TAS-EN-006

ASN.1 DATA MODEL





 Date:
 23/11/2022

 ///
 13
 Ref:
 TASUK/19280/PRS/001

 Template:
 83230347-DOC-TAS-EN-006

© 2022 Thales Alenia Space UK Ltd The views expressed herein can in no way be taken to reflect the official opinion of the European Space Agency

ASN.1 CODE GENERATION

- ASN1SCC compiler output is too large for μCs
- Approx. 14 KLOC for minimal CANopen implementation
- 240kB object code (LEON)
- Alternative encoding approach needed
- Use ASN1Scc XML Abstract Syntax Tree to generate C structures with implicit line encoding
- Minimal protocol compiles to < 3kB
- Independent of processor bus width or endianism
- Some constraints apply
- Encoded structures may not contain optional components

```
T-CANopen-SDO-Rx ::= CHOICE {
  downloadInitiate
                              T-CANopen-SDO-DownloadInitiate
  uploadInitiate
                              T-CANopen-SDO-UploadInitiate,
  downloadSegment
                              T-CANopen-SD0-DownloadSegment.
 uploadSegment
                              T-CANopen-SD0-UploadSegment,
 downloadAbort
                              T-CANopen-SD0-Abort
T-CANopen-SDO-Tx ::= CHOICE
  uploadInitiateResponse
                              T-CANopen-SDO-UploadInitiateResponse,
```

```
downloadInitiateResponse
                           T-CANopen-SDO-DownloadInitiateResponse,
downloadSegmentResponse
                            T-CANopen-SDO-DownloadSegmentResponse,
uploadSegmentResponse
                            T-CANopen-SDO-UploadSegmentResponse,
                            T-CANopen-SDO-Abort
```

```
T-CANopen-NMT-ErrorControl ::= CHOICE {
  heartbeat
                              T-CANopen-Heartbeat
```

```
-- CANopen frame definition
T-CANopen-Header ::= SEQUENCE
  functionCode T-CANopen-FunctionCode
  nodeID
               T-CANopen-NodeID,
  rtr
               T-CANopen-RTR.
  dlc
               T-CANopen-DLC
```

uploadAbort

```
T-CANopen-Payload ::= CHOICE {
                    T-CANopen-Emergency,
  emergency
  sdo-tx
                    T-CANopen-SDO-Tx,
  sdo-rx
                    T-CANopen-SDO-Rx,
  nmt-error-control T-CANopen-NMT-ErrorControl
```

```
T-CANopen-Frame ::= SEQUENCE {
  header
               T-CANopen-Header,
 payload
               T-CANopen-Pavload
```

/* ASN.1 typename: T-CANopen-SDO-Rx */ /* ASN.1 Type T-CANopen-SDO-Rx, packed size: 64 bits */ typedef union { T CANopen SDO DownloadInitiate downloadInitiate: T_CANopen_SD0_UploadInitiate uploadInitiate; T_CANopen_SD0_DownloadSegment downloadSegment; T_CANopen_SD0_UploadSegment uploadSegment; T CANopen SD0 Abort downloadAbort: } T CANopen SDO Rx; /* ASN.1 typename: T-CANopen-SD0-Tx */ /* ASN.1 Type T-CANopen-SDO-Tx, packed size: 64 bits */ typedef union { T_CANopen_SDO_UploadInitiateResponse uploadInitiateResponse; T_CANopen_SD0_DownloadInitiateResponse downloadInitiateResponse; T CANopen SD0 DownloadSegmentResponse downloadSegmentResponse: T CANopen SDO UploadSegmentResponse uploadSegmentResponse; T_CANopen_SD0_Abort uploadAbort: } T CANopen SDO Tx; /* ASN.1 typename: T-CANopen-NMT-ErrorControl */ /* ASN.1 Type T-CANopen-NMT-ErrorControl, packed size: 8 bits */ typedef union { T CANopen Heartbeat heartbeat; } T_CANopen NMT_ErrorControl; /* ASN.1 typename: T-CANopen-Header */ /* Packed size: 16 bits */ typedef struct {

```
T CANopen FunctionCode functionCode:4;
 T CANopen NodeID
                        nodeID:7:
 T CANopen RTR
                        rtr:1;
 T CANopen DLC
                        dlc:4:
} attribute ((packed)) T CANopen Header:
```

```
/* ASN.1 typename: T-CANopen-Payload */
/* ASN.1 Type T-CANopen-Payload, packed size: 64 bits */
typedef union {
  T CANopen Emergency
                             emergency:
  T CANopen SD0 Tx
                             sdo-tx;
  T CANopen SDO Rx
                             sdo-rx:
  T CANopen NMT ErrorControl nmt-error-control;
```

```
} T_CANopen_Payload;
```

```
/* ASN.1 typename: T-CANopen-Frame */
/* Packed size: 80 bits */
typedef struct {
  T_CANopen_Header header;
 T CANopen Pavload pavload;
```

```
} attribute ((packed)) T CANopen Frame;
```




Date: 23/11/2022 /// 15 Ref: TASUK/19280/PRS/001 Template: 83230347-DOC-TAS-EN-006

© 2022 Thales Alenia Space UK Ltd The views expressed herein can in no way be taken to reflect the official opinion of the European Space Agency

SW INTEGRATION / VALIDATION

- CANopen bus master SDL model executed within TASTE VM
- Sub real-time execution
- Allows interactive debugging with inspection and modification of message sequence
- TASTE component interfaces to physical CANbus via USB
- JTAG also used for inspection of DPC state and for provocation of errors
- UART bit errors
- Bus failure
- ADC/DAC SEU/SEFI
- JTAG functionality integrated with TASTE scripting engine





 Date:
 23/11/2022

 ///
 16
 Ref:
 TASUK/19280/PRS/001

 Template:
 83230347-DOC-TAS-EN-006

© 2022 Thales Alenia Space UK Ltd The views expressed herein can in no way be taken to reflect the official opinion of the European Space Agency

CONCLUSIONS

- $\circ\,$ MBSE gives savings across the life cycle, from design through to qualification
- o Early design verification is a key contributor to reliability and also instils confidence in stakeholders
- $\circ\,$ Use of SDL for behavioural specification is far superior to other means
- Autogeneration increases portability by ensuring models are expressed in machine and language independent format
- Models are exchangeable and reusable and indeed are already baselined for future equipment projects



THANK YOU

stephen.duncan@thalesaleniaspace.com

 Date:
 23/11/2022

 /// 18
 Ref:
 TASUK/19280/PRS/001

 Template:
 83230347-DOC-TAS-EN-006

© 2022 Thales Alenia Space UK Ltd The views expressed herein can in no way be taken to reflect the official opinion of the European Space Agency

