

ProUST-FE platform

SIEMENS


EGSE Presentation, 12.12.2013,
A. Fuchs, Siemens CVC Space

Personal background

- Fuchs Alfred (substituting Peter Juzl)
- 6 years at Siemens Space, Product Line Manager
- 20+ years HW and FPGA-design @ Siemens (telecom, medical, ...)




- 3 sectors



- RF-SCOE
 - 2 LVDS / SpW
- Power SCOE
 - 10 SHP
 - 40 Pyros
 - 10 Analog inputs
 - 5 Analog outputs
 - 20 RSA
 - 10 Thermistor sim
- Instrument EGSE
 - 4 MIL1553
 - 8 SpW
 - 200 SHP/EHP/Valves
 - 40 Pyros
 - 100 Analog inputs
 - 50 Analog outputs
 - 200 RSA
 - 50 Thermistor sim

- Power
 - 30V 100A
 - 100V 30A
- Performance
 - GB/s throughput
 - μ s latency
- Safety
 - OVP, OCP
 - Fault voltage emission/tolerance
- (Security)
- (High Availability)




COTS platform example

- NI PXIe
 - Industry standard, modular I/O
 - Power: NA
 - Performance: 3-12GB/s,
 - Safety: NA
 - Rf: Partly
-
- Still proprietary needs




- ProUST – Protection Unit for Satellite Testing
- 8 reconfigurable power channels for SAS or battery simulator or ...
- + a bounty of discrete signal I/O
- -> single-rack solution



Make or buy

- Discrete I/O: Test/DAQ industry
- MIL-1553: Many suppliers
- SpW: Several suppliers
- Other, future I/O: TBD
- Conclusions:
- Don't fight COTS IT
- Maximize I/O-performance with PCIe
- Buy IP-cores

SIEMENS




- Non-functional properties
 - High-density
 - Versatility
 - RT-performance

- E.g. VW car platform strategy
- Satellite „platform“
- „Platform EGSE“


- Alberto Sangiovanni-Vincentelli (Berkeley)
 - „ a platform is an abstraction layer in the design flow that facilitates a number of possible refinements into a subsequent abstraction layer (platform) in the design flow. “

System Platform Stack



Platform FPGAs

- E.g. „All-programmable“ Xilinx Zynq SOC
- Logic (LUTs)
- Memory
- DSP-ALUs
- Clock management
- High-speed serial I/O (PCIe, ETH, other)
- ADCs
- Embedded system (ARM)
- SW-Ecosystem



FPAAs

- E.g. Anadigm
- OPAMP-array
- Filter bank
- SAR-ADC

- Typically absorbed into SOCs

SIEMENS







Figure 5 – Overview of a Configurable Analog Block

ProUST-“Front-end”

- Common communication architecture
- PCIe-over-cable
- Fiber-optic extension link




- MIL-1553, SpaceWire, Cameralink,
- + „Pyro“ Front-End platform
- + Fast ADC/QUC
- Focus: Real-Time HITL simulators



ProUST-FE ES



- Virtex 5 centered
- Xilkernel
- Lwip-stack



- 2+2 MIL-1553
- 4 SpaceWire
- 2 Cameralink
- 4 RS422
- Many LVDS / TTL / CMOS IOs


ProUST-FE „Pyro“

- 32 Generic, programmable analogue interfaces
 - Individually isolated
- Suitable for digital, analog, power
 - 150kS/s




- 10+ programmable functions
 - analog voltage input (AN1/2, ..)
 - analog voltage output (AN2)
 - resistor simulation (Thermistors, Pyro & relay)
 - resistor measurement (&relay)
 - current source (FSS, HPC)
 - current measurement
 - ...


■ One type, many uses



- Complex real-time pulse qualification engine for each interface



PYRO – register structure



- Universal driver architecture
 - function and access is defined via configuration file
 - abstracts used device and port (P / P-FE)
 - abstracts used communication (LAN, PCIe)
 - abstracts access method (SCPI vs register-based)

- Java applications for simple interactive use

- CCS integration
 - coming

The screenshot displays the 'ProUST configuration, control & status v.1.12 (brano-E530)' software interface. It features a 'Pyro Control' window with four channel configuration panels (Channel 0, 1, 2, and 3). Each panel includes 'Basic Setup' (ch. Mode, Enabled, Filter len., data source, Scaled In (ADC), Channel Voltage, Set DAC), 'State Thresholds' (ERR_HI, SIG_HI, SIG_LO, ERR_LO, GLITCH_LEN), and 'Pulse Length Thresholds' (STATE, ST_MIN[ms], ST_MAX). Below each panel is a 'Counters' table with columns for STATE, ST_CNT, ST_CNT_LAST, EV_MIN_CNT, EV_CEN_CNT, and EV_MAX_CNT.

STATE	ST_CNT	ST_CNT_LAST	EV_MIN_CNT	EV_CEN_CNT	EV_MAX_CNT
ERR_HI	0.007 ms	0.020 ms	0	0	0
HI	0.000 ms	0.000 ms	0	0	0
EG	0.000 ms	0.000 ms	0	0	0
LO	26980.417 ms	17024.575 ms	0	0	0
ERR_LO	30582.697 ms	0.066 ms	0	0	0

STATE	ST_CNT	ST_CNT_LAST	EV_MIN_CNT	EV_CEN_CNT	EV_MAX_CNT
ERR_HI	0.046 ms	0.033 ms	0	0	0
HI	0.000 ms	0.000 ms	0	0	0
EG	0.000 ms	0.000 ms	0	0	0
LO	0.000 ms	0.000 ms	0	0	0
ERR_LO	0.040 ms	2.317 ms	0	0	0

STATE	ST_CNT	ST_CNT_LAST	EV_MIN_CNT	EV_CEN_CNT	EV_MAX_CNT
ERR_HI	0.007 ms	0.013 ms	0	0	0
HI	0.000 ms	0.000 ms	0	0	0
EG	0.000 ms	0.000 ms	0	0	0
LO	0.000 ms	0.000 ms	0	0	0


STATE	ST_CNT	ST_CNT_LAST	EV_MIN_CNT	EV_CEN_CNT	EV_MAX_CNT
ERR_HI	0.020 ms	0.040 ms	0	0	0
HI	0.000 ms	0.000 ms	0	0	0
EG	0.000 ms	0.000 ms	0	0	0
LO	0.000 ms	0.000 ms	0	0	0

At the bottom, the status bar shows: ProUST: Default | IP: 192.168.1.33 | Port: 51000 | Disconnect

- Wishes are ∞
- Platform is complex
 - Tedious debugging
 - Configuration trade-offs subtle
- Platform must be optimized
 - PCB layout tricky (Xtalk)
 - Performance tuning across hierarchy

Model-based verification


- Solar Orbiter OBC testbench
 - 700+ interfaces
 - 16 ms simulation cycle



Siemens Austria CMT. Space Business Unit

- S5 Precursor „TROPOMI“ Instrument-EGSE
 - Partly needed fallback
- SOLO PWR SCOE
 - More „Pyro“ current capability requested
- SOLO SIMFE
- Display modes added, calibration refined,
 - Don't exaggerate density ...
- GFO PWR
 - Event-Trigger-Action feature added
- MTG DHS
 - MIL functionality enhanced (EI, mRT)
 - Lack of RS422 IFs
- MTG PDD
 - SpW/LVDS switch added
- Exomars
 - Bad fit, small EGSEs, CAN-bus, ...

- UARTs added
- ISD/OSD added
- SpW-crossconnect added
 - 4 + 4x3 ports
 - With Equalizer for added cable length
- Timestamp synchronisation (IRIG) added



- Dedicated HW effort can help SW
 - Discrete I/O times : 0.4 μ s write, 1.8 μ s read, low jitter

- IP-cores may not be the best solution for test equipment
 - Quality ok, but details missing e.g. error insertion



- PCIe-over-cable is a small market
 - Substitute with FO-net

- Good self-test capability
 - Trivial spare policy,
 - Low risk of obsolescence
 - Easy post-delivery changes
 - Can procure EGSE before S/C settled
- „Please one more“ proves attractiveness of versatility

As Marx said ...

- „Das Sein bestimmt das Bewusstsein.“
- Moore's law describes the technical essence of our time
- Programmable logic, analogue, power
- The logical conclusion: **A soft EGSE**

SIEMENS




- Reconfigurable platform ProUST for scalable power protection
- Reconfigurable platform ProUST-FE for discrete and serial interfaces
- Reconfigurable platform ProUST-CSAS for bidirectional power

Green „Chameleon SCOE“





SIEMENS

- Transform EGSE as you like




Rack-level PCB platform

- High-density XXL-Power-PCBs




Rack-level PCB platform

- Rack-level wiring solution incl. power
- „Sideplane“ thermally optimal
- Flex-PCB





SIEMENS



Roadmap

- ProUST-FE is a platform within a platform (w



Thank you for your Attention!

SIEMENS

