# **NG-Ultra** The European rad-hard SoC + FPGA suitable for future space applications

AIRBUS

ADCSS 2022

DEFENCE AND SPACE

Jean-Luc POUPAT, October 2022

© Copyright Airbus DS SAS 2022. Content property of Airbus Defence and Space, authorized to be published on the ADCSS website



## AGENDA

Introduction Performances Status Ecosystem Status Suitability for Upcoming Missions Conclusion



Why NG-Ultra is unique in the landscape of available Rad Hard components?

Introduction Performances Status Ecosystem Status Suitability for Upcoming Missions Conclusion



## Context

Initiated by CNES, collaboration between Airbus and TAS to develop a European chip with 4 main objectives :

- a large improvement of performances to cope with evolutions of needs in the mid/long term
- a dynamic **ecosystem** closer to ground applications in order to enhance possible synergies
- a competitive **solution** allowing much more integration and **suitable** for upcoming missions
- a space technology for European strategic non-dependence

## **NG-Ultra = SoC + FPGA**

NanoXplore is the company owning and commercialising the NG-Ultra manufactured by STMicro





## Context

Initiated by CNES, collaboration between Airbus and TAS to develop a European chip with 4 main objectives :

- a large improvement of performances to cope with evolutions of needs in the mid/long term
- a dynamic **ecosystem** closer to ground applications in order to enhance possible synergies
- a competitive **solution** allowing much more integration and **suitable** for upcoming missions
- a space technology for European strategic non-dependence



NanoXplore is the company owning and commercialising the NG-Ultra manufactured by STMicro



#### Current generation





Example : SCOC3 + RTAX2000









#### Integrated SoC+FPGA

- Consistent with the design of processing boards
- Optimized interfaces
  SOC ←→ FPGA
- Key enabler for more integrated designs & cost reduction



## Context

Initiated by CNES, collaboration between Airbus and TAS to develop a European chip with 4 main objectives :

- a large improvement of performances to cope with evolutions of needs in the mid/long term
- a dynamic **ecosystem** closer to ground applications in order to enhance possible synergies
- a competitive **solution** allowing much more integration and **suitable** for upcoming missions
- a space technology for European strategic non-dependence

## **NG-Ultra = SoC + FPGA**

NanoXplore is the company owning and commercialising the NG-Ultra manufactured by STMicro





## Why European strategic non-dependence is a key point?



## Context

Initiated by CNES, collaboration between Airbus and TAS to develop a European chip with 4 main objectives :

- a large improvement of performances to cope with evolutions of needs in the mid/long term
- a dynamic **ecosystem** closer to ground applications in order to enhance possible synergies
- a competitive **solution** allowing much more integration and **suitable** for upcoming missions
- a space technology for European strategic non-dependence

## **NG-Ultra = SoC + FPGA**

NanoXplore is the company owning and commercialising the NG-Ultra manufactured by STMicro







What are the breakthroughs <sup>(\*)</sup> of NG-Ultra architecture and detailed performances ?

Introduction Performances Status Ecosystem Status Suitability for Upcoming Missions Conclusion

(\*) for a rad-hard component



## Features – Processing



FPU : Floating Point Unit / SP/DP : Single/Double Precision / SIMD : Single Instruction Multiple Data Co-processing

#### Features – Memories



#### Features – Interconnect



## Features – FPGA matrix





## Features – What else ?



AIRBUS

## High level performances comparison (1/2)



(\*) estimation of realistically useable FPGA size at ADCSS 2022 date, twice more to be expected considering theoretical LUTs resources and the strong momentum deployed on tools

AIRBUS

#### *PS* = *Processing System*

#### *PL* = *Programmable Logic*

## High level performances comparison (2/2)



AIRBUS

Comparing performances is important but not enough. Many other criteria shall be considered such as package, radiation hardening, cost, hardware setup (memories, power supply...), easiness to use, hardware and software ecosystem, risk mitigation of export control limitation, support to a European solution...

## Demonstrated NG-Ultra SoC Benchmarks

First tests performed on NG-Ultra prototypes at 600MHz on one ARM Cortex-R52 core (single core)

CoreMark	Freq (MHz)	CoreMark (Iterations/sec)	CoreMark/MHz
LEON2 (MDPA)	81 MHz	125 CoreMark	1.54
LEON4 (GR740)	250 MHz	511 CoreMark	2.04
Bring-Up Eval board (NG-Ultra)	600 MHz	1 818 CoreMark	3.03
Dhrystone	Freq (MHz)	DMIPS per core	DMIPS/MHz
LEON4 (GR740)	250 MHz	425 DMIPS	1.7
Brin-Up Eval board (NG-Ultra)	600 MHz	1 250 DMIPS	2.08

ARM performances (from ARM datasheet)

- ARM Coremark maximum performance : 4,3 CoreMark/MHz, without interconnect, without robustness features
- ARM Dhrystone maximum performance : 2,09 DMIPS/MHz

Performance on quad-core expected to be close to 4x the single core performance thanks to AXI architecture

→ NG-Ultra SoC performance breakthrough demonstrated @600 MHz !



## NG-Ultra DDR Memory Interface – a game changer

#### High performances DDR interface

- Supporting DDR2, DDR3 and DDR4
- Memory protection optimized for 8-bit & 16-bit devices
- Data bus width 64 bits + Reed-Solomon (RS) checkbits
  - DDR2 @ 200 MHz / 400 MT/s  $\rightarrow$  25 Gbps bandwidth
  - DDR4 @ 800 MHz / 1600 MT/s  $\rightarrow$  100 Gbps bandwidth
  - (to be compared to 3,2 Gbps for GR740)
- 4 memory channels to maximize bandwidth availability with integrated QoS

## Very high level of protection against failures

- Error detection and correction against SEU
- Robustness against SEFI up to the loss of two 16-bits devices
- Software warned as soon as one device is in error

#### **User-oriented features**

- Integrated zero-padding
- Integrated autotest





## NG-Ultra HW maturity status

AIRBUS



## Radiation campaign first results are... impressive !

NG-Ultra tested for heavy ions during 2 radiation campaigns  $\rightarrow$  **no SEFI** 

- FPGA Configuration memory → no error detected (**no SEU**, **no SEFI**) up to 68 MeV/g/cm3
- DFF/registers → no error detected (no SEU) up to 68 MeV/g/cm3
- $\bullet \text{ SoC} \rightarrow \text{no SEFI}$
- PLL → no SEFI, few SET, good radiation performance,

Robustness of NG-Ultra v1 confirmed (no SEU, no SEFI), no redesign needed for v2 due to radiation



AIRBUS



What is the ecosystem status for developing hardware and software with NG-Ultra ?

Introduction Performances Status Ecosystem Status Suitability for Upcoming Missions Conclusion



## **Existing Toolchain**

For hardware development

#### Synthesis, Place & Route $\rightarrow$ NXMap

- Synthesis step → can be considered as mature thanks to an agreement with Mentor Precision RTL which has helped a lot to get round of difficulties with NX synthesis tool.
- Place & Route step → target to have automatic optimization done by the tool is not yet reached, can be get round with manual place & route tasks with NX support, noticeable improvements of the tools after each release

#### Bitstream loading → NXBase2

• Available & Mature

For **software** development

#### Debug and trace $\rightarrow$ ARM ecosystem

• Supported as predefined chip in Lauterbach toolsuite







## HW and SW Developments – Consortium initiatives

#### Software Design Kit (SDK) available

- BSPs (drivers) for SoC functions available
- Generic Boot Loader 1 (BL1) to complement Boot Loader 0 (in the ROM) available



#### Hardware

• Generic IPs embedded in NXMap for the FPGA



Developed by the DAHLIA consortium and completed by Airbus internal R&D

Enabler for non recurring cost reduction for future projects

The more users we are, the more the ecosystem can keep growing !



## HW and SW Developments – Airbus DS R&D

#### Hardware Developments

- Elementary modules usable for all NG-Ultra-based projects
- Common platform for all NG-Ultra-based projects in Airbus DS

## Software Developments

- RTOS selected & adapted to NG-Ultra
- Hypervisor selected & adapted to NG-Ultra
- Common Platform BSPs

## Common framework for all NG-Ultra projects

- Reducing non-recurring costs
- Reducing time-to-market



HW and SW developments to maximise reuse of building blocks

Developed by the DAHLIA consortium and completed by Airbus internal R&D

Enabler for non recurring cost reduction for future projects

The more users we are, the more the ecosystem can keep growing !



Why NG-Ultra answers to a large number of future needs and space missions ?

Introduction NG-Ultra Performances Status NG-Ultra Ecosystem Status NG-Ultra Suitability for Upcoming Missions Conclusion



## Platform OBC Missions

## NG-Ultra already implemented on an Airbus processing board

## Perfect demonstration for a future NG-Ultra-based OBC

- NAND Flash + DDR4 Memory
- High Speed Serial Links
- Enhanced Security features (SDLS extended)
- High performances multicore processing
- Bitstream encryption included
- ADHA-compatible format

## Very integrated OBC

- 500 kLUT compared to ~20kLUT for previous generation with RTAX2000
- More embedded functionalities
- Very compact product



## **Payload Missions**





<image>

What can be concluded considering the overall picture and status on NG-Ultra ?

Introduction Performances Status Ecosystem Status Suitability for Upcoming Missions Conclusion



## Having a European FPGA + SoC is not a dream anymore !





## First samples (tape-out v1) tested since Q4 2020



## Samples (tape-out v2) available since few weeks !









## A global trend towards SoC+FPGA

- Initiated by American manufacturers (Zynq, Versal, Intel Agilex...)
- Suiting integration trend of smartphone and automotive industries

European Non-dependence

- The only Rad Hard European SoC+FPGA
- High performances breakthrough compared to available European solutions

# Airbus, a key player on NG-Ultra chip

- Involved since the beginning
- SoC architecture WP leader
- IP designer (e.g. DDR Ctlr)
- Several boards already under development at Airbus



## NG-Ultra in a nutshell

#### Key features

- Huge FPGA matrix + High performance Quad-Core Processing ARM R52 in a single chip
  - Processing performances demonstrated @600 MHz on first samples, easy power supply setup, v2 already available
- DDR2/3/4 memory interface with high bandwidth and very high level of protection
  - Robust to the loss (SEFI) of one memory device with memory protection still active
- European component
  - Key for European non-dependence, ITAR-free
- Rad Hard
  - Very promising results from radiation campaign + 28 FDSOI technology intrinsically latch-up immune



## NG-Ultra in a nutshell

#### Key features

- Huge FPGA matrix + High performance Quad-Core Processing ARM R52 in a single chip
  - Processing performances demonstrated @600 MHz on first samples, easy power supply setup, v2 already available
- DDR2/3/4 memory interface with high bandwidth and very high level of protection
  - Robust to the loss (SEFI) of one memory device with memory protection still active
- European component
  - Key for European non-dependence, ITAR-free
- Rad Hard
  - Very promising results from radiation campaign + 28 FDSOI technology intrinsically latch-up immune

## Key points

- Qualification in 2022 (organic) & 2023 (ceramic)
- Official release of **NXmap** in March 2022
  - Very close and fruitful collaboration with NanoXplore
  - Continuous improvement, confidence in tools capacity to meet performance needs for complex designs use cases
- SW ecosystem / BSP & BL1 developments
  - Enabler for non recurring cost reduction for future projects
- Several NG-Ultra boards now in development within Airbus DS
  - Such as the processing board for the future Airbus NG-Ultra based OBC
  - Allowing Airbus DS to master hardware and software around NG-Ultra (Power Supply, Flash boot, DDR, software devpt...)



## Conclusion



NG-Ultra offers key benefits and breakthroughs It is **suitable** for most of upcoming missions

The rest of the story... is a matter of choice !





At the leading edge of hardware and software skills, Airbus teams offer unique end to end competences and solutions for Space, such as all activities currently in progress around NG-Ultra

DDR4

HSSI

ultra

NG



## Thank you

© Copyright Airbus DS SAS 2022

Confidential and proprietary document.

This document and all information contained herein is the sole property of Airbus. No intellectual property rights are granted by the delivery of this document or the disclosure of its content. This document shall not be reproduced or disclosed to a third party without the expressed written consent of Airbus. This document and its content shall not be used for any purpose other than that for which it is supplied. Airbus, it's logo and product names are registered trademarks.

AIRBUS