

TAS - HW/SW EXPERIENCE WITH INTEGRATED OBC FEATURING MULTICORE SOC

ADCSS 2022 – ESA-ESTEC – 27th Oct. 2022

Ivan Cappelluti – Paolo Serri

 Date:
 27/10/2022

 /// 1
 Ref:
 ADCSS 2022 ESA-ESTEC

 Template:
 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2022 Thales Alenia Space All rights reserved



TABLE OF CONTENTS



FINAL ARCHITECTURES

2 HW DEVELOPMENTS







Date: 27/10/2022 /// 2 Ref: ADCSS 2022 ESA-ESTEC Template: 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2022 Thales Alenia Space All rights reserved





INTRODUCTION AND HW DEVELOPMENTS

COMPETENCE CENTER HARDWARE ENGINEERING ITALY

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2022 Thales Alenia Space All rights reserved



, INTRODUCTION – GR740 in the TAS-I OBC Roadmap

/// Thales Alenia Space in Italy decided to adopt the NGMP as core of the Platform OBC Product since 2013

/// This was considered as the "natural" evolution in the Platform OBC roadmap based on ESA supported processors



ESA programs: CryoSat-2, GOCE, SWARM, Sentinel-1A&B

Date: 27/10/2022 Ref: ADCSS 2022 ESA-ESTEC Template: 83230347-DOC-TAS-EN-011

/// 4

PROPRIETARY INFORMATION



CRONOLOGY 1/3

III In 2010 TAS-in-Italy started the definition of a new generation of avionics computer based on Multi-Core Processor in the frame of Italian National programs and internal R&D, in order to integrate several processing tasks previously distributed among many computers around the satellite (e.g. Star Tracker processing, GNSS Navigation processing, AOCS Data Fusion) with benefit in term of avionics platform competitiveness

/// In 2013 the ESA NGMP (Next Generation Microprocessor) has been selected by TAS-in-I as major building block for the new computer generation family

/// May 2013: preliminary draft datasheet of LEON4-NGMP available

/// A trade off was activated in order to compare a solution based on the GR740 SoC from Cobham-Gaisler or on a custom FPGA solution based on use of NGMP IP Core. The final solution based on GR740 was in the end selected mid-2016, and detailed board design started.

/// Adopted board name is Multi-Core Processor Module (MCPM)

PROPRIETARY INFORMATION



, CRONOLOGY 2/3

///First MCPM based on GR740 has been designed by TAS-in-Italy Competence Center Electronics in **2016** targeted to Platform On-Board Computer with HIREL EEE components

///TAS-in-Italy GR740 HI-REL board assembled and tested mid 2017



PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2022 Thales Alenia Space All rights reserved



, CRONOLOGY 3/3

///A new version "COTS" of the board has been developed in 2017/18, targeted to low cost missions

///TAS-in-Italy GR740 COTS board assembled and tested early 2018



PROPRIETARY INFORMATION

 Date:
 27/10/2022

 /// 7
 Ref:
 ADCSS 2022 ESA-ESTEC

 Template:
 83230347-DOC-TAS-EN-011

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2022 Thales Alenia Space All rights reserved



MCPM BOARD CHARACTERISTICS

/// MCPM is targeted to Platform Avionics Computer functions. According to some limitations imposed by GR740 (not all the SoC functions can be used due to Pin Multiplexing), it has been necessary to help the SoC with an additional companion reprogrammable FPGA (allowing flexibility and configurability).

/// GR740 provided interfaces:

- 8 SPW links (from GR740 router to external users)
- 1 PCI (bridge to COMPANION FPGA)
- 1 MIL-STD-1553B Bus
- 2 CAN Bus
- 2 UART
- I JTAG, DSU SPW

/// COMPANION FPGA provided Interfaces:

Interface to non-volatile large memory (NOR FLASH)
Clocks generation & Timings management
GR740 reset and additional Interrupt Controller
4 SpW links (for high rate TM/TC/RM internal connection)
5 serial link (for low rate TM/TC/RM internal connection)
Interface to GNSS RF and GNSS Receiver correlators
Second MIL-STD-1553B Bus

/// MCPM memory budget:

- 64 kB Non-Volatile Boot Memory (maximum allowed due to GR740 Pin Multiplexing limitation)
- I 32 MB Non-Volatile Memory (supported by Companion FPGA)
- 512 MB Volatile SDRAM (256 MB in COTS version)

Date: 27/10/2022

/// 8

Ref: ADCSS 2022 ESA-ESTEC Template: 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION



MCPM BOARD





/// 9 Date: 27/10/2022 /// 9 Ref: ADCSS 2022 ESA-ESTEC Template: 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2022 Thales Alenia Space All rights reserved



THE IPAC PRODUCT

/// MCPM Board is part of the TAS in Italy state-of-the-art On Board Computer, called **IPAC**

- /// IPAC Product development started in 2017, in the frame of PLATiNO Italian Program, with the goal to improve Platform Management functions:
- I Integration and miniaturization
- **Physically** : significant reduction of volumes and masses, merging several functions in one equipment: Core Computer, Input/Output Terminal, GNSS, Payload Mass Memory.
- Processing : quad-core GR740 allows to execute several tasks formely distributed on different devices: Avionics-Data Handling, AOCS, GNSS, Payload Data Storage
- I Modularity and Flexibility
- Modular and configurable Building Blocks, according to mission requirements (CORE, I/O, PLMM)
- Re-programmable FPGAs
- Competitiveness
 - Extensive use of COTS







 Date:
 27/10/2022

 ///
 10
 Ref:
 ADCSS 2022 ESA-ESTEC

 Template:
 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2022 Thales Alenia Space All rights reserved

FROM IPAC COTS TO IPAC HI-REL

- /// Success of IPAC COTS led to the development of the IPAC HI-REL, based on the same architecture with the following modifications :
- **FPGA migration** to RTG4 (HiRel) and integration of TM, TC, RM functions in a single device
- I Replacement of COTS EEE-Parts with HIREL EEE-Parts
- **I Radiation hardness** improvement so to make the Product compatible with missions like G2G MEO e Sic3 GEO. This has been done both introducing RadHard parts in the design and modifying mechanics thicknesses
- Introduction of the **Security Function** on a dedicated mezzanine board, so to allow customization of the function according to specific customer requirements.



PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2022 Thales Alenia Space All rights reserved





 Date:
 27/10/2022

 ///
 11
 Ref:
 ADCSS 2022 ESA-ESTEC

 Template:
 83230347-DOC-TAS-EN-011

IPAC FOR NIMBUS

/// Miniaturization and Competitiveness improvement

- I Further Mass Reduction
- Additive manufacturing
- OBC, I/O, PLMM, GNSS and ICU
- I Massive use of PED and COTS
- GR740 Plastic Package
- More than 95% of EEE-Parts are PED/COTS
- Inter-Satellite Link Option
- Interface with Optical ISL
- Dedicated PLMM
- Co-Processor Option (HPC)
- Compatibility with different solutions
- MM shared with ISL Function





 Date:
 27/10/2022

 ///
 12
 Ref:
 ADCSS 2022 ESA-ESTEC

 Template:
 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION

IPAC PRODUCT CONFIGURATIONS



PROPRIETARY INFORMATION

 Date:
 27/10/2022

 ///
 13
 Ref:
 ADCSS 2022 ESA-ESTEC

 Template:
 83230347-DOC-TAS-EN-011

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2022 Thales Alenia Space All rights reserved





SW DEVELOPMENTS

COMPETENCE CENTER SOFTWARE ENGINEERING ITALY

 Date:
 27/10/2022

 ///
 14
 Ref:
 ADCSS 2022 ESA-ESTEC

 Template:
 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2022 Thales Alenia Space All rights reserved



TOWARDS MIGRATION TO MULTICORE ARCHITECTURE

/// Integration of multiple SW on the same multi-core processor

I Reduce HW bill, Increases SW complexity

/// Need to manage different SW cat. level sharing the same resources

- I Needs to isolate failure of less critical SW to prevent error propagation
- I Time and space partitioning management



MULTICORE SW INTEGRATION GUIDELINES

/// MAIN GOAL

I Integrate the monocore application over the same multicore processor

/// WAY FORWARD

- I Identification HW resources to be shared
 - Link controller
 - Non volatile memories
 - OBC HW resources
- Evaluation of system performance to avoid loss of service
- I Identification of a reliable method to isolate failures
- I Develop a SW unified approach to develop new application

PROPRIETARY INFORMATION



BASIC RESOURCE SHARING



 Date:
 27/10/2022

 ///
 17
 Ref:
 ADCSS 2022 ESA-ESTEC

 Template:
 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2022 Thales Alenia Space All rights reserved



OBC RESOURCES SHARING





PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2022 Thales Alenia Space Al rights reserved



APPLICATION SW DEDICATED RESOURCES



 Date:
 27/10/2022

 ///
 19
 Ref:
 ADCSS 2022 ESA-ESTEC

 Template:
 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2022 Thales Alenia Space All rights reserved



SERVICE FRAMEWORK CONCEPT

IPAC OBC Shared resources Service Framework

SERVICE PARTITIONS

- Provide access to shared resources
- Broadcast common system information
- TC routing
- TM collecting and forward
 - TM encoder
 - PF MM





 Date:
 27/10/2022

 ///
 20
 Ref:
 ADCSS 2022 ESA-ESTEC

 Template:
 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION

TABLE OF CONTENTS

1 INTRODUCTION



FINAL ARCHITECTURES

2 HW DEVELOPMENTS







Date: 27/10/2022 /// 21 Ref: ADCSS 2022 ESA-ESTEC Template: 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2022 Thales Alenia Space All rights reserved



IPAC OBSW ARCHITECTURE



 Date:
 27/10/2022

 /// 22
 Ref:
 ADCSS 2022 ESA-ESTEC

 Template:
 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2022 Thales Alenia Space All rights reserved

THALES ALENIA SPACE LIMITED DISTRIBUTION



Multicore Architecture

TC AND TM MANAGEMENT



PROPRIETARY INFORMATION



MCFRK SERVICES



This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2022 Thales Alenia Space All rights reserved

THALES ALENIA SPACE LIMITED DISTRIBUTION



 Date:
 27/10/2022

 ///
 24
 Ref:
 ADCSS 2022 ESA-ESTEC

 Template:
 83230347-DOC-TAS-EN-011

TABLE OF CONTENTS

INTRODUCTION



FINAL ARCHITECTURES

HW DEVELOPMENTS 2



ABOUT TIME





Date: 27/10/2022 /// 25 Ref: ADCSS 2022 ESA-ESTEC Template: 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2022 Thales Alenia Space All rights reserved



TIME REFERENCE AND SYNCHRONIZATION

/// TIME REFERENCE (OBRT)

- I IPAC provides a Time reference synchronized with the Global Reference Time
- *I* The access to this service is exclusive to the Multicore Framework
- I The multicore framework broadcast the OBRT to application partition filling the gap between the broadcasting time and the application partition requesting time

/// SYNCHRONIZATION

- I Some application partition require to be synchronized with IPAC time event
 - ASW: to synchronize system activities and spread time event over the buses
- I Time event provided by IPAC are:
 - 1 Hz Second pulse
 - 8 Hz Time slice
 - 32 Hz Real Time Clock

PROPRIETARY INFORMATION



MAJOR FRAME SYNCHRONIZATION

/// Hypervisors provide the capability to synchronize the major frame to an HW event
/// The reserved time required is not compatible with our current GNSS SW application
I The time to be reserved at the end of Major Frame could compromise the GNSS solution precision





PROPRIETARY INFORMATION



INTERNAL SYNCHRONIZATION

/// The synchronization event is provided to the only partition that need it

I Internal synchronization mechanism is implemented as without hypervisor

I The other partition can derive their synchronization wrt ASW



 Date:
 27/10/2022

 /// 28
 Ref:
 ADCSS 2022 ESA-ESTEC

 Template:
 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION



TABLE OF CONTENTS

INTRODUCTION



FINAL ARCHITECTURES

HW DEVELOPMENTS 2











Date: 27/10/2022 /// 29 Ref: ADCSS 2022 ESA-ESTEC Template: 83230347-DOC-TAS-EN-011

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2022 Thales Alenia Space All rights reserved



MULTICORE SW RETURN OF EXPERIENCE

/// The hypervisor permits to easily integrate different type of application SW

- /// Externalize in dedicated partition services to share OBC resources permits to reuse the Service Framework in different context
- I E.g. we are working on sharing CCSDS CFDP protocol custom accelerator
- /// Abstract the hypervisor services and develop API to access to the Service Framework permits to:
- Adapt different hypervisor without impact application SW
- / Offer to eventual external application developer a well known environment
- I Homogenize the application design and simplify the hypervisor configuration
- /// The GR740 offers enough flexibility and performances to realize the described architecture
- I E.g. the AMBA split configuration that enables a second CPU to still access the L2 cache while a cache miss is handled for another CPU

PROPRIETARY INFORMATION

