SYD-RALPOLSKA

ELECTRONICS & SOFTWARE

# SpaceFibre and image compression on RTG4 FPGA

Dawid Linowski (presenter), Andrzej A. Wojciechowski, Tomasz Rybak

SEFUW 2023 15th March 2023

# Outline

- Introduction and objectives
- Requirements
- Design description
- Design verification in simulation
- Design validation in hardware
- Summary



### SYDERAL Polska



Established in: 2016



Number of employees: **28** 



### Headquarters: **Gdańsk, Poland**



Gdańsk Science and Technology Park - headquarters



### Areas of expertise



# Project's objectives

Developed in the scope of the Polish Industry Incentive Scheme (PLIIS) as "Demonstration of SpaceFibre Technology Usage for Image Processing Applications" (SFIC).

#### Goals:

- Demonstration of parallel operation of CCSDS-121 and CCSDS-123 compatible multispectral image compression IP cores on a high-performance FPGA evaluation board.
- Demonstration of combined CCSDS-123 and CCSDS 121 IP cores (SHyLoC IP core), thus serving as a baseline for future developments in this technological area.
- Show the SpaceFibre interface as a high-throughput data transfer interface used to transmit hyperspectral images to the compression cores to realise on-the-fly image compression.









# Project's origin

- Continuation of work presented by the team from ULPGC on previous SEFUW in 2018.
- Usage of CCSDS-123 and CCSDS-121 IP cores designed by the team from the same University.

# SHyLoC IP Core

12/03/2018 4475 VIEWS 13 LIKES

ESA / Enabling & Support / Space Engineering & Technology / Microelectronics

UNIVERSIDAD DE LAS PALMAS DE GRAN CANARIA Instituto Universitario de Microelectrónica Aplicada IUMA

Review and comparison of design methodologies and hardware implementations on FPGA technologies. Case study: CCSDS compression algorithms for multispectral and hyperspectral images

> Yúbal Barrios, Antonio Sánchez Lucana Santos, Sebastián López, Roberto Sarmiento 10<sup>th</sup> April 2018

10/04/2018

**SEFUW 2018** 



# Workplan



Project duration : 17.07.2019 - 11.05.2021

Consortium consistsed of:

Syderal Polska, Poland – main contractor

Thales Alenia Space – España, Spain

- subcontractor





# Outline

- Introduction and objectives
- Requirements
- Design description
- Design verification in simulation
- Design validation in hardware
- Summary



### **Requirements overview**



© Techwell

- The requirements for this project have been prepared by TAS-E engineering team, having large experience in on-board data processing projects, as well as image compression.
- The set of requirements was also in line with the ones that ESA is requiring for future architectures in their ITTs.



### **Requirements - interfaces**

- Receive hyperspectral images to be compressed through **SpaceFibre** interface (2.5 Gbps).
- Send back compressed image through **SpaceFibre interface**.
- Images in Band Interleaved by Pixel format (BIP).
- Use different SpaceFibre virtual channels for both compression cores (VC1 and VC2).
- Allow configuration of compression IP cores through SpaceWire RMAP (100 Mbps) or SpaceFibre VC0 interface (with RMAP protocol).
- Allow debugging through UART interface.



### Requirements - compression cores

- Compress the images with one of two compression cores:
  - Compression Core 1 Configured to perform the function of both CCSDS-123 (preprocessor) and CCSDS-121 (block adaptive encoding) – creating SHyLoC. Runtime configurable. Initial configuration for AVIRIS dataset.
  - Compression Core 2
    - Configured to perform the function of CCSDS-123 (pre-processor + sample-adaptive encoding). Pre-configured for LANDSAT dataset.
- Allow simultaneous online compression using both compression cores.



### Requirements - compression modes

### Online mode (on-the-fly)

Image data received through the SpFi interface, compressed data is send back on the same SpFi virtual channel.

### Offline mode

Image for compression is stored in **external DDR memory** first. On request, this image is being transfered to the selected compression core and the resulting compresed image is **stored back in the DDR memory**. It can be later retrieved with SpW or SpFi VC0 (RMAP).



# Outline

- Introduction and objectives
- Requirements
- Design description
- Design verification in simulation
- Design validation in hardware
- Summary



### **General architecture**





### **FPGA** architecture





### FPGA modules development/reuse

Module	Generated with Microsemi Libero SoC	External IP core	Fully developed in-house
CLK_RST	Х		
DDR3_ctrl	Х		
UART_ctrl	Х		
AHB_ctrl	Х		
AHB_APB bridge	Х		
SpFi		Х	
SpW RMAP		Х	
ccsds123		Х	
ccsds123_ccsds121		Х	
RMAP			Х
DMA_ctrl			Х





DMA controller manages offline compression.

Responsible for:

- Reading image data from SDRAM and providing this data to the appropriate compression core.
- Reading compression output from the compression core and saving this data in SDRAM for future readout.





# Outline

- Introduction and objectives
- Requirements
- Design description
- Design verification in simulation
- Design validation in hardware
- Conclusions



# Verification environment



#### Verification environment:

- Top of representative FPGA used for hardware validation.
- Environment composed by FPGA interface models as well as both CCSDS blocks input/output data comparator with written/read data via SpaceWire/SpaceFibre IF.
- All Test Cases, defined in the FPGA Verification Plan, used to verify the FPGA compliance to the FPGA specification.



## Compression parameters for simulation

		Core							
No.	Parameter	CCSDS123	Embedded CCSDS123	Embedded CCSDS121					
Prec	lictor constants								
1	Number of bands used for prediction <b>P</b>	3	3	3					
2	Prediction mode	full	full	full					
3	Local sum type	neighbour oriented	neighbour oriented	neighbour oriented					
4	Weight component resolution Omega	10	10	10					
5	Register size <b>R</b>	32	32	32					
6	Weight update scaling exponent final parameter <b>v_max</b>	3	3	3					
7	Weight update scaling exponent initial parameter <b>v_min</b>	-1	-1	-1					
8	Weight update factor change interval <b>t_inc</b>	4	4	4					
9	Weight initialization mode	default	default	default					
Sam	ple-adaptive encoder constants								
10	Initial count exponent gamma_0	1	1	1					
11	Accumulator initialization type	constants	constants	constants					
12	Accumulator initialization constant <b>k</b>	3	3	3					
13	Rescaling counter size gamma*	6	6	6					
14	Unary length limit <b>Umax</b>	16	16	16					
Bloc	k-adaptive encoder constants								
15	Block size J	-	-	16					
16	Reference sample interval <b>r</b>	-	-	32					
17	Code option	-	-	basic					



### Reference file generation

- Image files for simulation prepared with a Python script all files containing samples with incremental values, starting from 0x00.
- Compressed reference files prepared with the Compressor tool distributed as a part of the WhiteDwarf Data Compression Evaluation Tool available at ESA website.
- Compressed output generated by compression cores is compared with prepared reference files at the end of the simulation.



# Verification results

### Passed.

On document PLIIS-SYDPL-SFIC-PL-0002_is1A FPGA Verification Plan											
15.04.2021											
SFIC_DB_00	03										
Status	Туре	Operator	Version	Run date	Comment						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.4						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.5						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.6						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.7						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.8						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.9						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.10						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.11						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.12						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.13						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.14						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.15						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.16						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.17						
CLOSED	Simulation	D. LINOWSKI	SFIC_DB_0003	14.04.2021	Refer to §8.18						
t is passed a	and succes	sful on configu	ired item, OPEN	otherwise.							
n and Run d	late are mai	ndatory for any	CLOSED Test	ID.							
	PLIIS-SYD 15.04.2021 SFIC_DB_00 Status CLOSED	PLIIS-SYDPL-SFIC-P         15.04.2021         SFIC_DB_0003         STATUS         Type         CLOSED       Simulation         CLOSED       Simulation	PLIIS-SYDPL-SFIC-PL-0002_is1A I         15.04.2021         SFIC_DB_0003         SFIC_DB_0003         Status       Type         Operator         CLOSED       Simulation         D. LINOWSKI         CLOSED       Simulation         D. LINOWSKI         CLOSED       Simulation         D. LINOWSKI         CLOSED       Simulation         CLOSED       Simulation         D. LINOWSKI         CLOSED       Simulation         CLOSED       Simulation         D. LINOWSKI         CLOSED       Simulation         D. LINOWSKI         CLOSED       Simulation         D. LINOWSKI         CLOSED       Simulation         D. LINOWSKI         CLOSED       Simulation         CLOSED       Simulation         D. LINOWSKI         CLOSED       Simulation         CLOSED       Simulation         D. LINOWSKI         CLOSED       Simulation         D. LINOWSKI         CLOSED       Simulation         D. LINOWSKI         CLOSED       Simulation         CLOSED	PLIIS-SYDPL-SFIC-PL-0002_is1A FPGA Verification         15.04.2021         SFIC_DB_00003         Status       Type       Operator       Version         CLOSED       Simulation       D. LINOWSKI       SFIC_DB_0003         CLOSED       Si	PLIIS-SYDPL-SFIC-PL-0002_is1A FPGA Verification Plan         15.04.2021         SFIC_DB_0003         Status       Type         Operator       Version         Run date         CLOSED       Simulation         D. LINOWSKI       SFIC_DB_0003         14.04.2021         CLOSED       Simulation         D. LINOWSKI       SFIC_DB_0003      <						



# Synthesis and layout

Entire design has been synthesised with Synplify Pro tool(Q-2020.03M-SP1) and implemented with Libero SoC (v12.6) for the following device:

- Family: RTG4
- Device: RT4G150
- Package: 1657 CG
- Speed grade: -1

Image: Type       Image: Used       Image: Total       Percentage         Image: Hardware definition of the structure definit definition of the structure definition of th	Resource Usage										
4LUT       47791       151824       31.48       1         DFF       29470       151824       19.41       1         I/O Register       0       2151       0.00       1         User I/O       114       717       15.90       1         Single-ended I/O       92       717       12.83       1         Differential I/O Pairs       11       358       3.07       1         RAM64x18       116       210       55.24       1         RAM1K18       166       209       79.43       1         MACC       27       462       5.84       1         H-Chip Globals       16       48       33.33       1         CCC       2       8       25.00       1         RCOSC_50MHZ       0       1       0.00       1         SERDESIF Blocks       1       6       16.67       1         FDDR       1       2       50.00       1         GRESET       1       1       100.00       1		Used	Total	Percentage							
RGRESET   24   206   11.65	<pre>4LUT DFF I/O Register User I/O  Single-ended I/O  Differential I/O Pairs RAM64x18 RAM1K18 RAM1K18 MACC H-Chip Globals CCC RCOSC_50MHZ SYSRESET SERDESIF Blocks FDDR GRESET RGRESET RGRESET</pre>	<pre>47791 29470 0 1114 92 111 166 166 27 166 27 16 16 12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</pre>	151824   151824   2151   717   717   358   210   209   462   48   8   1   1   6   2   1   206	31.48         19.41         0.00         15.90         12.83         3.07         55.24         79.43         5.84         33.33         25.00         0.00         100.00         16.67         50.00         100.00         11.65							



# Outline

- Introduction and objectives
- Requirements
- Design description
- Design verification in simulation
- Design validation in hardware
- Summary



### General HW test setup #1



The Breadboard Model of the SFIC (SFIC BB) consists of:

- Microsemi RTG4 development kit,
- FMC SpaceWire/SpaceFibre Board from STAR-Dundee.



### General HW test setup #2



The test-PC incorporates 2 PCIe boards offering SpaceWire and SpaceFibre interfaces:

- STAR-Dundee SpaceWire PCI Express
- Teletel iSAFT Quad SpaceFibre PCIe





### Actual view from the lab





### Software used

Ball Aerospace COSMOS software suite can be used to control a set of embedded systems. These systems can be anything from test equipment to development boards and satellites.

In SFIC, it has been used on the test PC to orchestrate overall tests execution by controlling all used communication interfaces.



### Software used

	A COSMOS Command	d and Telemetry Serv	er							_		🖳 Test Runner						- 0	) ×
ل كان	File Edit Help	Cod Parlate T	Dedute De		t and the	Chathan						File Edit Script Help							
	Internaces Targets	Cmd Packets II	m Packets Ro	outers	Logging	Status	1					Pause on Error	Manual	Test Suite:	FunctionalTestSuite	▼ St	art	Setup	Teardown
COSMOS	Interface	Connect/Disconne	ct Connected?	? Clien	ts Tx Q Size	e Rx Q Size	Bytes Tx	Bytes Rx	Cmd Pkts	Tim Pkts	View Raw	Continue Test Case after Erro	r Loop Testing	Test Group	F_06_test_case_1_compression_core_2	▼ St	art :	Setup	Teardown
	BOARD_PWR_INT	Disconnect	true	0	0	0	40	25	10	5	View Raw	Abort Testing after Error	Break Loop after Error	Test Case:	test step 0001 connect the spw connector	▼ St	art		
	SPW_RMAP_INT	Disconnect	true	0	0	0	480	484	0	20	View Raw	Evenution Test Case:		I	Pass: 11 Skin: 0 Fail:				0%
Commandin	SPFI_VC_0_RMAP_INT	Disconnect	true	0	0	0	69	59	0	4	View Raw								
	SPFI_VC_1_INT	Disconnect	true	0	0	0	0	0	0	0	View Raw	S	🖳 Results			>	Paus	e	Stop
$\overline{\mathbf{v}}$	SPFI_VC_2_INT	Disconnect	true	0	0	0	18874368	8499420	0	161	View Raw	1 TestRunner.sta	2021/05/25 14:01:02 405: E	vecuting Fund	tionalTestSuite:F 06 test case 1 compressio	core 2 o			
	UART_INT	Disconnect	true	0	0	0	0	8	0	2	View Raw		2021/05/25 14:01:05.821: F	_06_test_case	e_1_compression_core_2:setup:PASS	[_corc_z ···			
Command Sender													Verifies requirements TAG-IC-RS-FPGA-0090-1/-						
Telemetry	202105/25 14:01:05 787 202105/25 14:01:02 769 202105/25 14:01:02 769 202105/25 14:01:02 769 202105/25 14:01:12 013 202105/25 14:01:12 013 202105/25 14:01:13 .760 202105/25 14:01:13 .760 202105/25 14:01:13 .760 202105/25 14:01:13 .070 202105/25 14:01:13 .070 202105/25 14:01:23 .299 202105/25 14:01:23 .249 202105/25 14	INFO: cmd(BOARD_E WARN: Unloggef raw WARN: Unloggef raw INFO: cmd(BOARD_F WARN: BOARD_FWR	WR REG TM PO data of 21 bytes data of 21 bytes data of 16 bytes data of 21 bytes data of 16	WER_OI being si being si being si being si being si being si being si being si being si oFF wit WER_OO _OFF ST/	N_OFF) ent to interfa- ent to interfa- N_OFF) N_OFF) ATUS = OFF is	ce SPW_RMAR RMAR ce SPW_RMAR ce SPW_RMAR		23.249) /iewer : Forma Help V_RMAP Telemetry retu	tted Telemetr	y with Units Packet: TM_I	READ_SINGLE_REG		TAG-IC-RS-FPGA-1101-J/- TAG-IC-RS-FPGA-1101-J/- TAG-IC-RS-FPGA-1010-J/- TAG-IC-RS-FPGA-0220-1/- TAG-IC-RS-FPGA-0230-1/- TAG-IC-RS-FPGA-0230-1/- TAG-IC-RS-FPGA-0230-1/- TAG-IC-RS-FPGA-0200-1/- 2021/05/25 14:01:10.82:63: F 2021/05/25 14:01:10.82:63: F 2021/05/25 14:01:10.82:157: F 2021/05/25 14:01:10.82:157: F 2021/05/25 14:01:11.83:151: F 2021/05/25 14:01:11.83:151: F 2021/05/25 14:01:11.83:151: F 2021/05/25 14:01:11.97: F 2021/05/25 14:01:11.97: F 2021/05/25 14:01:11.97: S1: 2021/05/25 14:01:12.33:33: C	06. test, case 06. test, case	1_compression_core_2:test_step_0001_com 1_compression_core_2:test_step_0002_com 1_compression_core_2:test_step_0003_che 1_compression_core_2:test_step_0005_che 1_compression_core_2:test_step_1003_star 1_compression_core_2:test_step_1003_star 1_compression_core_2:test_step_1004_wail 1_compression_core_2:test_step_1005_com 1_compression_core_2:test_step_1005_com 1_compression_core_2:test_step_1005_com 1_compression_core_2:test_step_1005_com 1_compression_core_2:test_step_1005_com 1_compression_core_2:test_step_1005_com 1_compression_core_2:test_case_1_compression_c	ect_the_ lect_the_ k_conne igure_sp k_conne igure_co _sendin _for_cor pare_wil on_core_			
Parameters:								ltem			Value		Total Tests : 11						
Name	Value or State	Units	1	Descrip	tion		5	*RECEIVED	_COUNT:			Pass: 11 Skin: 0							
ADDRESS:	0x30	000050 RMA	P Subaddress				6	RI	/AP_ILID:		0×F		Fail : 0						
RMAP_HCRC:		0 RMA	P Header CRC -	calcula	ated automa	tically	7	R	MAP_PID:		0x					~			
							8	RN	IAP_INST:		0x		<			>			
							9	R	MAP_STS:		0x				ОК				
							10	RN	IAP_TLID:		0×F								
							11	RN	IAP_TRID:		0xABC								
Command History: 6	Pressing Enter on the line re	e-executes the comma	ind)	_			12	RMAP_F	ESERVED:		0x								
cmd("BOARD_PWR	TC_POWER_ON with AUTH	LCODE 43520")	- MJ				13	RM.	AP_DLEN:		0x	Script Output:							
cmd("SPW_RMAP R cmd("SPW_RMAP R	EQ_TM_FPGA_VERSION wi	th ADDRESS 8053064 th ADDRESS 8053064	48, RMAP_HCRC 48, RMAP_HCRC	0") 0")			14	RM4	P_HCRC:		0xC	2021/05/25 14:01:23.239 (funct 2021/05/25 14:01:23.274 (funct	ional_test_suite.rb:645): cmd("BOA ional_test_suite.rb:645): WAIT: BO	RD_PWR REQ_T ARD_PWR TM P	M_POWER_ON_OFF") OWER_ON_OFF received 1 times after waiting 0.0331:	6 seconds			^
cmd("SPW_RMAP R	EQ_TM_FPGA_VERSION wi	th ADDRESS 8053064	48, RMAP_HCRC	o")			15		DATA:		0x2000	2021/05/25 14:01:23.276 (funct 2021/05/25 14:01:23.301 (SCPT	ional_test_suite.rb:645): CHECK: B	DARD_PWR_TM_ tionalTestSuite	POWER_ON_OFF STATUS == 'OFF' success with value E_06_test_case_1_compression_core_2	== OFF			
cmd("SPW RMAP	REQ TM FPGA VERSION	N with ADDRESS 805	306448, RMAP H	HCRC 0	") sent. (4)		16	RM/	AP_DCRC:		0x	202.90925 1 NO1.25.501 (3CK)		action coundite_					~
_							COSMOS pa	cket received	count			teardown							



### Reference file generation

Actual multi- and hyperspectral satellite images have been used (for AVIRIS and LANDSAT) as an input for compression.

Compressed reference files have been prepared in the same manner as for simulation.

Total: 15 Functional Test Cases and 4 Performance Test cases.

No.	Name	Dataset	Nx	Ny	Nz	D	Sign	Endianness
1	aviris_crop_raw_h512w512n224_uint16_be	AVIRIS	512	512	224	16	signed	big endian
2	aviris_crop_raw_h128w256n224_uint16_be	AVIRIS	256	128	224	16	signed	big endian
3	aviris_crop_raw_h64w128n224_uint16_be	AVIRIS	128	64	224	16	signed	big endian
4	landsat_h1024w1024b6_uint8	LANDSAT	1024	1024	6	8	unsigned	little endian



### HW validation results

### Passed.

🛃 Test Runner										_	
File Edit Script Help											
Pause on Error	Manual Test Suite: FunctionalTestSuite								Start	Setup	Teardown
Continue Test Case after Error	Loop Testing	Loop Testing Test Group: F_06_test_case_1_compression_core_2							Start	Setup	Teardown
Abort Testing after Error	Break Loop after Error	Test Case:	test_step_00	01_conne	:t_the_sp	w_conne	ector	-	Start		
Executing Test Case:			F	Pass: 17	3 Skip:	0	Fail:	0			0%
	2 Results								~	Davise	Stee
<b>`</b>	Results								^	Pause	Stop
Script Output:	2021/05/25 14:19:59.345: F_14 2021/05/25 14:20:08.406: F_14 2021/05/25 14:20:11.338: F_14 2021/05/25 14:20:11.038: F_15 Verifies requirements TAG-IC-RS-FPGA-0090-1/- TAG-IC-RS-FPGA-0090-1/- 2021/05/25 14:20:21.582: F_15 2021/05/25 14:20:22.498: F_15 2021/05/25 14:20:22.498: F_15 2021/05/25 14:20:23.497: F_15 2021/05/25 14:20:23.497: F_15 2021/05/25 14:20:34.121: F_15 2021/05/25 14:20:34.121: F_15 2021/05/25 14:20:34.121: F_15 2021/05/25 14:20:41.579: F_15 2021/05/25 14:20:41.579: F_15 2021/05/25 14:20:41.579: F_15 2021/05/25 14:20:43.6872: F_15 2021/05/25 14:20:43.6972: F_15 2021/05/25 14:21:30.942: F_15 2021/05/25 14:21:39.308: Func 2021/05/25 14:21:	Lest_case, Lest_case, Lest_case, S_simultane S_simu	4_compres _4_compres _4_compres _4_compres _4_compres ous_online_ ous_online ous_online ous_online ous_online_ ous_	sion_core sion_core sion_core sion_core test:setup test:test_test_ test:test_test_ test:test_test_test_test_test_test_test_	i:test _i:test _i:test _i:test _i:test provided for the second second step_00 step_00 step_00 step_10 step_10 step_10 step_10 step_10 step_10 step_10 step_10 step_10 step_10	step_1 step_1 step_1 down:F 01_con 03_con 03_che 04_con 05_che 02_con 05_che 02_con 05_che 02_con 5_S 05_che 03_ena 05_sta 07_che 08_con SS	010_r_ 011_r 011_r ASS inect_t cck_count figure, cck_count figure, cck_count figure, rt_sen, npare_	ead_winn ead_con ompare_ he_spfi nection compre dind_dat compres_ compr	col col cor PA cor PA cor cor PA CO PA cor PA CO CO CO CO CO CO CO CO CO CO CO CO CO		

2021/05/25 14:21:38.912 (functional\_test\_suite.rb:38): cmd('BOARD\_PWR REQ\_TM\_POWER\_ON\_OFF') 2021/05/25 14:21:38.947 (functional\_test\_suite.rb:38): WAIT: BOARD\_PWR TM\_POWER\_ON\_OFF received 1 times after waiting 0.033088 seconds 2021/05/25 14:21:38.949 (inctional\_test\_suite.rb:38): CHECK: BOARD\_PWR TM\_POWER\_ON\_OFF STATUS == 'OFF' success with value == OFF 2021/05/25 14:21:39.320 (SCRIPTRUNNER): Script completed: FunctionalTestSuite

teardown



### Performance results

Each compression core throughput has been calculated by dividing amount of transmitted data by the core compression time measured inside the FPGA.

### Core frequency: 50 MHz

### AHB frequency: 50 MHz

Maximum throughput reached for compression core 1 (SHyLoC) ~763 Mbps (~0.745 Gbps)

Parameter	Core 1 [Mbps]	Core 2 [Mbps]
Online mode core throughput	762.809	228.881
Offline mode core throughput	186.440	173.966



### Summary

- SYDERAL Polska presented a demonstrator of SpaceFibre technology usage for image processing applications on the high-performance RTG4 FPGA based development board.
- CCSDS-123 and CCSDS-121 IP cores were used both as a standalone modules and together as SHyLoC.
- AVIRIS and LANDSAT dataset images compression was performed both in online and offline modes.
- SHyLoC (Compression core 1) parameters were possible to be updated in run-time.
- It was possible to use both compression cores simultaneously.
- Throughput of ~763 Mbps using SpaceFibre interface has been achieved for SHyLoC.





ELECTRONICS & SOFTWARE

# Thank you for your attention!