

# Enhancements on Fault Injection for Xilinx 7 Series and UltraScale+ SRAM-Based FPGAs

Fabio Benevenuti, Fernanda Lima Kastensmidt

5<sup>th</sup> SEFUW




Space FPGA Users Workshop

March 2023, ESTEC, Noordwijk, The Netherlands

- Reliability and fault injection
- Investigation on Xilinx 7 Series & UltraScale+
- Improvements on UFRGS fault injector


# Motivation

- Physical fault injection
  - Real hardware
  - Radioactive sources, particle accelerators, laser
  - Costly facilities, controlled environment
- Emulation-based fault injection
  - Real hardware, but exploiting test & configuration circuitry to manipulate device and emulate radiation effects
    - JTAG, SelectMAP, PCAP, ICAP, ...
  - Lower cost, no complex facilities
  - May be focused on modules of interest
  - Application running near or at nominal speed in real hardware
- Simulation-based fault injection
  - Hardware or circuit models used to simulate faults
  - Detailed observations
  - Available on early stages of engineering, even before real hardware existence
  - Possibly the lower cost (mostly software), but also the slower



# Motivation


- Physical fault injection
  - Real hardware
  - Radioactive sources, particle accelerators, laser
  - Costly facilities, controlled environment
- Emulation-based fault injection
  - Real hardware, but exploiting test & configuration circuitry to manipulate device and emulate radiation effects
    - JTAG, SelectMAP, PCAP, **ICAP**, ...
  - Lower cost, no complex facilities
  - May be focused on modules of interest
  - Application running near or at nominal speed in real hardware
- Simulation-based fault injection
  - Hardware or circuit models used to simulate faults
  - Detailed observations
  - Available on early stages of engineering, even before real hardware existence
  - Possibly the lower cost (mostly software), but also the slower




# Reliability & Fault Injection

# Fault space


- Fault location: where
  - User/Application data: BRAM, flip-flops, LUTRAM/shift-registers,...
  - Configuration memory: LUT equation, DSP opcode, INT/PIP switchbox routing,...




- Fault type: emulated effect
  - Single bit-flip (SBU-SEU), multiple bit-flips (MBU-SEU)



- Fault time: when
  - Important for dynamic data (BRAM, flip-flop), subject to temporal masking
  - Also important for CRAM when memory scrubbing is active
  - Less important for persistent data (CRAM) without scrubbing



- Essential and critical bits
  - Captures only a static behavior of the design
  - There special conditions where non-essential bit may become a critical bit



(Xilinx, 2012)

# Qualification metrics


- AVF, architectural vulnerability factor
  - May require extensive scan of the whole processing cycle to describe AVF in terms of sensitive surface over residency time
- Mean metrics, single-point statistics
  - Cross-section, Mean time between failure (MTBF): not good for comparison in the presence of mitigations/redundancy (TMR)
  - Mean execution between failure (MEBF), Mean workload between failure (MWBF): not good for comparison when design below 100% duty cycle
- Reliability curves, mission time
  - Captures the dynamic and cumulative effect over time
  - Allows for focusing on the high-reliability zone (experiment truncation/censoring)
  - Allows for extraction of mean metrics
  - Allows cross-validation between radiation and emulated fault injection




# Reliability curves

- Accumulate faults (or fluence) until failure (or until limit of interest)
  - Collect a number  $N$  of events, recording time  $t$ , fluence  $\Phi$  or number of accumulated faults for each event

$$F(\Phi) = \frac{1}{N} \sum_{i=1}^N \mathbf{1}_{\{\Phi_i \leq \Phi\}}$$



$$R(\Phi) = 1 - F(\Phi)$$




# Fault injectors for Xilinx FPGAs

- Not an exhaustive list

Fault Injector	Data manipulation	Target device	Access interface
Antoni et al. (2000)	Modifies bitstream file before loading in FPGA. Bitstream may be 1 single frame.	Xilinx Virtex	JTAG/ MultiLINX
Johnson et al. (2003)		Xilinx Virtex	JTAG/ MultiLINX
Aldeghiri et al. (2007) FLIPPER	Uses one device/FPGA to manipulate bitstream inside the target FPGA.	Xilinx Virtex-II	SelectMAP/ JTAG
Napoles et al. (2007) FT-UNSHADES		Xilinx Virtex-II	SelectMAP
Mogollon et al. (2011) FT-UNSHADES2		Xilinx Virtex-5	SelectMAP
Aldeghiri et al. (2014) FLIPPER2		Xilinx Virtex-4	SelectMAP/ JTAG
Hardward et al. (2015) BYU XRTC-V5FI		Xilinx Virtex-5	SelectMAP
Thurlow et al. (2019) BYU TURTLE		Xilinx 7 Series	JTAG

Cumulative,  
R curve



# Fault injectors for Xilinx FPGAs


- Not an exhaustive list

	Fault Injector	Data manipulation	Target device	Access interface
Sampling for critical bits ➔	Sterpone et al. (2007)	Instrumented design, modifies bitstream from within FPGA.	Xilinx Virtex-II	ICAP
	Nazar et al. (2012) <b>UFRGS</b>		Xilinx Virtex-5	ICAP
	Tarrillo et al. (2015) <b>UFRGS</b>	Replays SEUs database collected from radiation experiment.	Xilinx Virtex-5	ICAP
MBU ➔	Leipnitz et al. (2016) <b>UFRGS</b>	High speed fault injection controller through PCI-Express interface.	Xilinx Virtex-5	ICAP
	Nunes et al. (2015) FIRED	Instrumented design, modifies bitstream from within FPGA.	Xilinx Virtex-5	ICAP
Complete list of critical bits ➔	Villalta et al. (2014)	Modifies bitstream from Arm Cortex-A software using processor access port.	Xilinx Zynq-7000	PCAP
	Tonfat et al. (2016) <b>UFRGS</b>	Exhaustive scan for critical bits.	Xilinx Artix-7	ICAP
Cumulative, R curve ➔	Gomes-Cornejo et al. (2017)	Modifies BRAM content from Arm Cortex-A software using processor access port.	Xilinx Zynq-7000	PCAP
	Bozzoli et al. (2018) PyXEL	Produces bitstream file variants emulating SEU effect.	Xilinx 7 Series	SelectMAP/JTAG
	<b>This work</b> <b>UFRGS</b>	Cumulative fault injection, SBU+MBU, coexistence with scrubbing.	Xilinx 7 Series & UltraScale+	ICAP


# Understanding Xilinx 7 Series & UltraScale+

Motivation	Reliability & Fault Injection	Xilinx 7 Series & UltraScale+	Fault Injector Improvements
------------	-------------------------------	-------------------------------	-----------------------------


# Investigation on Xilinx FPGAs



# Investigation on Xilinx FPGAs



# Investigation on Xilinx FPGAs



*dyn. tests*


# Floorplan reachable by fault injector

- Example Zynq-7000 XC7Z030


Physical Device  
IR Imaging



Vivado Logical  
Floorplan



Fault Injector  
Reachability






# Floorplan reachable by fault injector

- Example Zynq-7000 XC7Z030

Physical Device  
IR Imaging




Vivado Logical  
Floorplan



ARM  
Cortex

Fault Inject  
Reachability




ADC, ICAP,  
BSCAN, ...

PCI  
Express

Gigabit  
I/O

# 7 Series laser cartography

- Two ROIs, less than  $0.02 \text{ mm}^2$



- Laser energies 300pJ and 220 pJ
- Laser shot each  $\sim 4 \text{ s}$ , readback each  $\sim 16 \text{ s}$
- Step  $\sim 1 \mu\text{m}$  horizontal,  $5 \mu\text{m}$  vertical



# 7 Series laser cartography

- Each color a different readback file

- Run 1




- Run 2




- Time/position of artifacts

Die x dimension  
(column/framewise)



Die y dimension  
(row/bitwise)



# 7 Series laser cartography

- Each color a different readback file

- Run 1




- Run 2




- Time/position of artifacts

Die x dimension  
(column/framewise)




Frame  
grows  
upward


Die y dimension  
(row/bitwise)




# 7 Series laser cartography




- Time/position of artifacts




# 7 Series laser cartography



- Time/position of artifacts




Adjusted alignment






# 7 Series static tests














# 7 Series static tests
















# 7 Series static tests

Type of memory	Type of SEU	Examples	$\alpha$ Particles	Heavy ions	Neutrons		
					14 MeV 0°	14 MeV 180°	(Epi)Thermal
BRAM	SBU 1-1-1		100.0%	82.0%	93.4%	97.1%	95.4%
	MBU 2-1-2		—	16.2%	4.7%	2.9%	—
	MBU 1-2-2		—	—	—	—	4.5%
	Others		—	1.8%	1.9%	—	0.1%
CRAM	SBU 1-1-1		97.6%	38.1%	76.7%	79.9%	78.1%
	MBU 2-2-2		2.4%	41.9%	16.9%	15.5%	0.0%
	MBU 2-1-2		0.0%	4.4%	3.5%	2.1%	0.0%
	MBU 1-2-2		—	—	0.3%	1.5%	17.8%
	MBU 2-2-3		—	3.0%	1.3%	0.5%	0.0%
	MBU 2-2-4		—	0.2%	—	0.5%	—
	MBU 2-3-4		—	8.3%	0.6%	—	0.0%
	MBU 2-3-5		—	0.6%	0.3%	—	0.0%
	Others		—	3.4%	0.3%	—	4.1%

# 7 Series static tests

Type of memory	Type of SEU	Examples	$\alpha$ Particles	Heavy ions	Neutrons		
					14 MeV 0°	14 MeV 180°	(Epi)Thermal
BRAM	SBU 1-1-1		100.0%	82.0%	93.4%	97.1%	95.4%
	MBU 2-1-2		—	16.2%	4.7%	2.9%	—
	MBU 1-2-2		—	—	—	—	4.5%
	Others		—	1.8%	1.9%	—	0.1%
CRAM	SBU 1-1-1		97.6%	38.1%	76.7%	79.9%	78.1%
	MBU 2-2-2		2.4%	41.9%	16.9%	15.5%	0.0%
	MBU 2-1-2		0.0%	4.4%	3.5%	2.1%	0.0%
	MBU 1-2-2		—	—	0.3%	1.5%	17.8%
	MBU 2-2-3		—	3.0%	1.3%	0.5%	0.0%
	MBU 2-2-4		—	0.2%	—	0.5%	—
	MBU 2-3-4		—	8.3%	0.6%	—	0.0%
	MBU 2-3-5		—	0.6%	—	—	0.0%
	Others		—	3.4%	0.3%	—	4.1%

Challenge to scrubber


- Main changes in floorplan
  - Same number of LUTs and flip-flops in a CLB, but now all in one slice instead of two
  - Floorplan simplification
  - Switch box columns are now independent from CLB/DSP/BRAM logic
  - There is no more the concept of TOP and BOTTOM rows
  - New layout of BRAM bits (sliced in 256 frames instead of 128)
  
- Since UltraScale (20 nm planar)
  - More interleaving on CRAM: aggressive reduction of intraframe MBU
    - Positive impact of scrubbing

# UltraScale+ (16 nm FinFET)

7 Series

CLB    Interface    Switch box    Switch box    Interface    CLB

↓    ↓    ↓    ↓    ↓    ↓



CLB column with 36 frames



CLB column with 36 frames

# UltraScale+ (16 nm FinFET)


CLB



UltraScale+  
Switch box



CLB



CLB column with 16 frames



Switch box column  
with 76 frames



CLB column with 16 frames

# Enhancements on UFRGS Fault Injector

Motivation	Reliability & Fault Injection	Xilinx 7 Series & UltraScale+	Fault Injector Improvements
------------	-------------------------------	-------------------------------	-----------------------------


# Random-Accumulated Fault Injection

- Emulate cumulative effect of SEUs
  - Build a reliability curve (CDF) similar to obtained from radiation
- Accelerate fault injection campaign


# Random-Accumulated Fault Injection

- Emulate cumulative effect of SEUs
  - Build a reliability curve (CDF) similar to obtained from radiation
- Accelerate fault injection campaign

Tonfat et al. (2016)  
**7 Series**



Cumulative process  
**7 Series & UltraScale+**




Works for		Where			Mode		When	What		Study-cases						Mitigations							
7 Series	UltraScale	CRAM	BRAM	FF	ACCUM	RAR	ASYN	SBU	MBU	NN	MLP	CNN	MXM	HLS	ARM	M0	MB	MIPS	SCRUB	HAMM	SIHFT	CGTMR	FGTMR




# Random-Accumulated Fault Injection

- Test results for two implementations of *study-case CNN* for aerial image classification (RADECS 2021)

Reliability curve from fault injection




Reliability curve from radiation




# Random-Accumulated Fault Injection

- An estimate on the number of critical bits can still be obtained with random-accumulated methodology
  - $R(t=1) \sim$  Nazar et al. (2012) random sampling



# Random-Accumulated Fault Injection


- Test results for different blocks of a *study-case MLP* (SBCCI 2018)



The lower the better ↓


# Asynchronous Fault Injection

- Inject faults in designs when Xilinx native scrubber (FRAME\_ECC) is active
- Fault may be injected during DUT processing cycle
  - And scrubbed at any point in time of the processing cycle




Split in two independent processes

Emulates radiation




Same test monitoring used under radiation



# Asynchronous Fault Injection


- Test results for two implementations of *study-case CNN* for traffic sign classification (RADECS 2019, JICS 2021)

Mission time for  $R(f) \geq 90\%$  from fault injection



Implementations using Xilinx scrubber


Mission time for  $R(\Phi) \geq 90\%$  from heavy ions



# Asynchronous Fault Injection

- Test results for experimental design implementing a *softcore microprocessor* with different levels of fault mitigation (TNS 2019)

Dynamic cross section from heavy ions




The lower the better ↓

Implementations using Xilinx scrubber

$$\sigma_{failure} = \frac{N_{failure}}{\Phi}$$

Error rate from fault injection



$$\tau_{failure} = \frac{N_{failure}}{N_{faults\ injected}}$$

Works for		Where			Mode		When	What		Study-cases						Mitigations					
7 Series	UltraScale	CRAM	BRAM	FF	ACCUM	RAR	ASYN	SBU	MBU	NN MLP	CNN	MXM	HLS	ARM M0	MB	MIPS	SCRUB	HAMM	SIHFT	CGTMR	FGTMR


# Emulation of multiple-bit upsets

- All bit-flips must be seen as a single SEU
  - Instrument clock-gate for design under test
- Scrubber should not correct partially injected SEU
  - Suspend scrubber during MBU injection (FPGA control registers)
- A table of most frequent MBU geometries was embedded into the fault injection module
  - Single command, faster communication
- It is up to the fault injection campaign scripting to decide the ratio of SBU and MBU, and its geometry, to emulate the targeted radiation environment

Works for		Where			Mode		When	What		Study-cases						Mitigations					
7 Series	UltraScale	CRAM	BRAM	FF	ACCUM	RAR	ASYNC	SBU	MBU	NN MLP	CNN	MXM	HLS	ARM M0	MB	MIPS	SCRUB	HAMM	SIHFT	CGTMR	FGTMR

# Emulation of multiple-bit upsets

- Test results for experimental design of *matrix multiplication generated by high-level synthesis (HLS)*




$$R_{Weibull, \alpha, \beta}(t) = e^{-\left(\frac{t}{\alpha}\right)^\beta}$$

$$MT_{\{R(t) \geq r\}} = \alpha (-\ln r)^{\frac{1}{\beta}}$$



# Emulation of multiple-bit upsets

- Test results for experimental design of *matrix multiplication generated by high-level synthesis (HLS)*




$$R_{Weibull, \alpha, \beta}(t) = e^{-\left(\frac{t}{\alpha}\right)^\beta}$$

$$MT_{\{R(t) \geq r\}} = \alpha(-\ln r)^{\frac{1}{\beta}}$$


# Emulation of multiple-bit upsets

- Test results for experimental design implementing a *softcore microprocessor* with different levels of fault mitigation (TNS 2019)

Heavy ions  $^{16}\text{O}$




Fault injection with single bit-flips




# Emulation of multiple-bit upsets

- Test results for experimental design implementing a *softcore microprocessor* with different levels of fault mitigation (TNS 2019)

Heavy ions  $^{16}\text{O}$




Fault injection with MBUs for  $^{16}\text{O}$



# Emulation of multiple-bit upsets

- Test results for experimental design implementing a *softcore microprocessor* with different levels of fault mitigation (TNS 2019)

Ratio between radiation and fault injection with and without MBU




$$\sigma_{failure} = \frac{N_{failure}}{\Phi}$$

$$\tau_{failure} = \frac{N_{failure}}{N_{faults\ injected}}$$

# Fault injection on flip-flops

- Reuse the mechanisms for capture, readback, partial reconfiguration mask and reset after reconfiguration (RAR)
  - 7 Series only, RAR is different for UltraScale+
  - Can be used concomitantly with the CRAM fault injection




Works for		Where		Mode		When	What		Study-cases					Mitigations							
7 Series	UltraScale	CRAM	BRAM	FF	ACCUM	RAR	ASYN	SBU	MBU	NN MLP	CNN	MXM	HLS	ARM MO	MB	MIPS	SCRUB	HAMM	SIHFT	CGTMR	FGTMR

# Fault injection on flip-flops

- Test results for experimental design of *softcore* MicroBlaze and miniMIPS microprocessors onboard NanoSatC-BR2 cubesat payload (RAW 2019)
  - Software hardened by SIHFT techniques
  - Faults injected selectively on CLB flip-flops only


Distribution of errors and functional failures




# Port of fault injector to UltraScale+

- Main changes
  - Different number of bits inside a frame
  - Switch box columns addressed independently
  - New semantics for some FPGA registers
  - Minor changes on ICAP hardware block interface
    - Better coordination among multiple ICAP instances

7 Series



UltraScale+



# Port of fault injector to UltraScale+

- Test results for experimental design of *matrix multiplication generated by high-level synthesis (HLS)*


Matrix Multiplication Benchmark Application	
7 Series Zynq-7000 SoC (Z030)	Ultrascale+ Zynq MPSoC (ZU3EG)
Clock: 100 MHz WNS (FGDTMR): 0.7 ns	Clock: 100 MHz WNS (FGDTMR): 3.1 ns
<b>Unhardened:</b> LUT 487 FF 564 CARRY4 59 BRAM 3 DSP 7	<b>Unhardened:</b> LUT 430 FF 564 CARRY8 28 BRAM 3 DSP 7
<b>CGTMR:</b> LUT 1691 FF 1692 CARRY4 177 BRAM 9 DSP 21	<b>CGTMR:</b> LUT 1536 FF 1692 CARRY8 75 BRAM 9 DSP 21
<b>FGDTMR:</b> LUT 8383 FF 3276 CARRY4 132 BRAM 9 DSP 18	<b>FGDTMR:</b> LUT 8381 FF 3276 CARRY8 66 BRAM 9 DSP 18
FI pblock 1166 frames x 101 words = 3768512 bits	FI pblock 1330 frames x 93 words = 3958080 bits




# Port of fault injector to UltraScale+

- Test results for experimental design of *matrix multiplication generated by high-level synthesis (HLS)*

## 7 Series



## UltraScale+



# Final discussion

- Legacy features of UFRGS fault injector ported successfully to UltraScale+
- Tighter integration of fault injector with clock gating and FPGA control registers allowed coexistence of scrubbing and MBU emulation
  
- Fault injector support to MBU improved fidelity to radiation
  - MBU breaks scrubbing
  - MBU breaks fine-grained distributed TMR
  - Without MBU, the fault injector is exceedingly optimistic
  
- Fault injector operates with a general interface
  - It is up to the campaign planning and scripting to emulate the MBU profile of the targeted environment

# Future work

- Open to new experiments:
  - UltraScale+ new reset-after-reconfiguration (RAR, PR) policies
  - UltraScale+ softcore only scrubber (SEM IP)
  
- Port fault injector to Xilinx Versal ACAP
  - Keep up with new product family and technology (FinFET 7 nm)

# Thank you for your attention!

## Contact details

Name: Fernanda Lima Kastensmidt  
*Head of Fault Tolerance & Reliability Team*

Affiliation: Universidade Federal do Rio Grande do Sul (UFRGS)

Email: [fglima@inf.ufrgs.br](mailto:fglima@inf.ufrgs.br)

Link: [www.inf.ufrgs.br/~fglima](http://www.inf.ufrgs.br/~fglima)