

# Extending and improving the Bambu high-level synthesis tool in the context of the HERMES project

Fabrizio Ferrandi, Claudio Barone, Serena Curzel, Michele Fiorito, Giovanni Gozzi

Politecnico di Milano, Italy,





- Introduction
- Bambu HLS
- Hermes Use Cases
- Conclusion



- Space missions today face a growing need for on-board computing performance
  - Low bandwidth communication links
  - High onboard processing capability
  - Complex navigation algorithms
- We are rapidly approaching the limits of what space-grade radiation-hardened processors and microcontrollers

hybrid CPU-FPGA systems

### hybrid CPU-FPGA systems in Space

#### • Hybrid CPU-FPGA systems offer

- Improved performances
- Acceptable overhead in size
- Good power consumption
- Low costs
- In-flight reconfiguration

Radiation-hardened FPGAs are thus a key enabling technology for space applications

- In Europe, there are several efforts to develop a new generation of rad-hard FPGAs
  - BRAVE, VEGAS, OPERA, DAHLIA, and HERMES

## HERMES project

- H2020-funded project started in March 2021
- It aims at validating and evaluating a state-of-the-art rad-hard FPGA according to the standards of the European Space Components Coordination (ESCC), and at integrating design and manufacturing technologies needed to deliver high-reliability applications running on radiation-hardened integrated circuits
- Consortium is composed by
  - NanoXplore, France,
  - Politecnico di Milano, Italy,
  - Fent Innovative Software Solutions FentISS, Spain,
  - Thales Alenia Space SAS, France,
  - STMicroelectronics Grenoble SAS, France,
  - Airbus Defence And Space SAS, France

- HLS tools simplify the implementation of accelerators on FPGA
- HLS starts from high-level languages (C/C++)
  - Optimizes the intermediate representations
  - Allocates resources

**Bambu HLS** 

- Schedules operations
- Binds them to the resources
- And generates RTL descriptions for synthesis tools

The increased performance offered by FPGAs is made available also to software developers that do not have hardware design expertise



### Bambu: an example of modern HLS tools

- Open-source HLS tool developed at Politecnico di Milano (Italy)
  - Front-end Input: interfacing with GCC/CLANG-LLVM for parsing C code
    - Complete support for ANSI C (except for recursion)
      - Support for pointers, user-defined data types, built-in C functions, etc..
    - Source code optimizations
      - may alias analysis, dead-code elimination, hoisting, loop optimizations, etc...
  - Target-aware synthesis
    - Characterization of the technology library based on target device
  - Verification
    - Integrated testbench generation and simulation
      - automated interaction with Iverilog, Verilator, Xilinx Isim, Xilinx Xsim, Mentor Modelsim
  - Back-end: Automated interaction with commercial synthesis tools
    - FPGA: Xilinx ISE, Xilinx Vivado, Altera Quartus, Lattice Diamond, NanoXplore
    - ASIC: OpenRoad (Nangate 45, ASAP7)

#### **Bambu: front-end**



#### Bambu: middle-end



#### Bambu: back-end



#### **Bambu – NX integration**

- Seamless integration between Bambu and Impulse from NX
  - automatic generation of backend synthesis scripts
- Bambu IP resource library characterized with respect to rad-hard NX FPGAs
  - Resource occupation and latency under different design constraints
  - Automatically performed with PandA Eucalyptus tool



## Bambu – NX integration



- Performance estimation essential for
  - Aggressive scheduling
  - Pipelining
  - Code transformations
- Bambu IP library customized with respect to
  - DSPs
  - NG-ULTRA fabric True Dual Port RAMs

### **Bambu – NX integration**

cell

</cel

- Added support for NanoXplore radiation-hardened FPGAs with device-specific RTL component library characterization for:
  - NG-MEDIUM (nx1h35S)
  - NG-LARGE (nx1h140tsp)
  - NG-ULTRA (nx2h540tsc

Otsp) Otsc)	<pre><cell> <cell> <cell> <cell> <cattribute name="area" value_type="float64">649649194 <cattribute name="SLICE_LUTS" value_type="float64">45 <cattribute name="float64">54932 <cattribute name="float64">32 </cattribute>32 32 32 32 32 32 32 32 32 32 32 32 <th>te&gt; ite&gt;</th></cell></cell></cell></cell></pre>			te> ite>	
· · · · <b>/</b>	<cell> <name>fp_plus <attribute na<br=""><attribute na<br=""><attribute na<="" th=""><th colspan="4"><pre>e&gt;fp_plus_expr_FU_0_32_32_100</pre></th></attribute></attribute></attribute></name> ribute name="area" value_type="float64"&gt;649 ribute name="REGISTERS" value_type="float64"&gt;194 ribute name="SLICE_LUTS" value_type="float64"&gt;457</cell>	<pre>e&gt;fp_plus_expr_FU_0_32_32_100</pre>			
<pre>ization_timestamp me&gt;fp_plus_expr_FU_0_32_32_100 tribute name="area" value_type="float64"&gt;638 tribute name="REGISTERS" value_type="float64"&gt;150 tribute name="SLICE_LUTS" value_type="float64"&gt;464 mplate name="fp_plus_expr_FU" parameter="0 32 32 100"/&gt; aracterization_timestamp&gt;2022-05-19T10:41:00 eration operation_name="plus_expr" commutative="1" supported_types="REAL:32" pipe_parameters="100" cycles="2" initiation_time="1" stage_period="19.08899999999999"/&gt;</pre>		<pre>ization_timestamp&gt; les="3" )1"/&gt;</pre>			



- The outcomes of the HERMES project will be validated through the execution of representative space use cases
- The HLS use cases
  - image and vision processing algorithms,
  - software-defined algorithms,
  - artificial intelligence applications

## Bambu – extended features

- Added support to AXI4 master and AXIS interfaces
  - Easier integration with ARM processor on the NG-ULTRA board
- Bambu can handle multiple AXI interfaces
  - Automatic generation of AXI testbench supported
  - Memory latency can be configured
  - Unaligned accesses are supported
  - AXI4 burst transactions supported

#### Support for caches on AXI interfaces

- Customizable cache and line size
- Support for different write policies
- Support for associative caches
- Support for different replacement policies
- Support for larger AXI xDATA signal size
- Support for pipelined write transactions
- Automatic cache flush at the end of computation
- Includes simulation only hit/miss counters
- Based on IOb-cache (<u>https://github.com/IObundle/iob-cache</u>)

#### **C++ FIFO interface**

#### • C++ FIFO interface support:

- ac\_channel<T>
- hls::stream<T>

### **Integrating ML-design flow in Bambu**

- Research ongoing on DSLs to synthesize accelerators for machine learning-based inference.
- We did some experiments with SODA-OPT framework
  - Aiming at optimizing one of the TAS use-cases.
- SODA-OPT jointly developed by PNNL, Northwestern University and Politecnico di Milano

Serena Curzel, Nicolas Bohm Agostini, Vito Giovanni Castellana, Marco Minutoli, Ankur Limaye, Joseph B. Manzano, Jeff Zhang, David Brooks, Gu-Yeon Wei, Fabrizio Ferrandi, Antonino Tumeo: End-to-End Synthesis of Dynamically Controlled Machine Learning Accelerators. IEEE Trans. Computers 71(12): 3074-3087 (2022)



- SODA-OPT: Search, Outline, Dispatch, Accelerate frontend optimizer "generates" the SODA High-Level IR
- Employs and embraces the MLIR framework
  - MLIR: Multi-Level Intermediate Representation
  - Used in TensorFlow, TFRT, ONNX-MLIR, NPComp, others
  - Several architecture independent dialects (Linalg, Affine, SCF) and optimizations
- Interfaces with high-level ML frameworks through MLIR "bridges" (e.g., libraries, rewriters)
- Defines the SODA MLIR dialect and related compiler passes to:
  - Identify dataflow segments for hardware generation
  - Perform high-level optimizations (dataflow transformations, data-level and instruction-level parallelism extraction)
  - Generate interfacing code and runtime calls for microcontroller



https://gitlab.pnnl.gov/sodalite/soda-opt

### **Benefits of high-level optimizations**



- Matrix multiplication kernel with different input sizes
- Optimization passes in SODA-OPT prepare the input IR for Bambu exposing more parallelism (loop permutation, loop unrolling, accumulation on temporary buffers)
- Even greater effect when **combined** with low-level HLS optimizations
- Significant impact on the performance of the generated accelerators

### From Python to optimized ASIC

LeNet architecture from the original paper



- Each of the operator is synthesized to an ASIC accelerator
- SODA-OPT optimized accelerators are bigger, but also much faster



### Google Colab notebook

co	C bambu.ipynb File Edit View Insert Runtime Tools Help <u>Cannot save on nage</u>	🖙 Share			
≣	+ Code + Text 💩 Copy to Drive	··· RAM · ^			
Q { <i>x</i> }	Initial setup	^ ↓ ⇔ ∕ [] 🔋 :			
	Install Bambu and required packages:				
	Logitaria 1 cell hidden     A 1 cell h				
•	Productive HLS with Bambu         Exercise 1         Have a look at the C code in /content/bambu-tutorial/01-introduction/Exercise1/icrc.c         Launch bambu:				
<>	<pre>[ ] %cd /content/bambu-tutorial/01-introduction/Exercise1 !bambu icrc.ctop-fname=icrc1</pre>				
<b>.</b>	Inspect the generated Verilog file in the explorer tab on the left (icrc1.v)				
•	Executing (19s) Cell > system() > _system_compat() > _run_command() > _monitor_process() > _poll_process()	··· ×			



- FPGAs are very versatile and suitable for many markets
- Integrating HLS will improve productivity
- Raise the level of abstraction to develop rad-hard FPGA-based applications
- Raise the Technology Readiness Levels (TRL) of the Bambu HLS tool





#### HERMES PROJECT – H2020

Qualification of High-pErformance pRogrammable Microprocessor and dEvelopment of Software ecosystem

https://www.hermes-h2020project.eu/

https://panda.dei.polimi.it https://github.com/ferrandi/PandA-bambu



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement N° 101004203

Fabrizio Ferrandi / Politecnico di Milano