

APPLYING MBD AND MBSE FOR HIGH-LEVEL DESIGN AND VERIFICATION IN SPACE APPLICATIONS

EDHPC. 6TH OCTOBER 2023

JAVIER MORENO, RAUL REGADA, JUAN MANUEL RODRIGUEZ BEJARANO, Ph.D.

THALES ALENIA SPACE IN SPAIN

Date: 28/062022 Ref: EDHPC-2023 Template: 83230347-DOC-TAS-EN-009

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved



TABLE OF CONTENTS

BACKGROUND



TOOL EVALUATION

4

DESIGN PROCEDURE

REAL USE CASES



Date: 28/062022 Ref: EDHPC-2023 Template: 83230347-DOC-TAS-EN-009


PROPRIETARY INFORMATION

3

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved



BACKGROUND. 20 YEARS AGO



Code was designed / generated using UML based autocding C++ tools (Rational Rose)

Date: 28/062022 Ref: EDHPC-2023 Template: 83230347-DOC-TAS-EN-009

3

PROPRIETARY INFORMATION


This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved



BACKGROUND. EVOLUTION

///TAS in Spain has used Mathworks technology for nearly 30 years

- I Using Matlab/Simulink followed by Hand-Made Translation to RTL.
- Proven to be prone to errors.
- I Nearly impossible to manage in new high complexity designs.



PROPRIETARY INFORMATION

Date: 28/062022 Ref: EDHPC-2023 Template: 83230347-DOC-TAS-EN-009

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved



BACKGROUND. DRIVERS

///DSP tools (Vivado HLS, HDL Coder, ...) tool has been used since 2016 -> well known

///Complexity in terms of operations and functionality has dramatically increased with the introduction of the latest FPGA devices (KINTEX, RTG4, VERSAL)

///MBD/MBSE allows to accelerate design and maintain & evolve into bigger designs
//MBD/MBSE allows to accelerate design and maintain & evolve into bigger designs
//Model-based design allows efficient implementations of DSP structures and arithmetic operations
//Model is easier to document, port and modify when compared to plain HDL code




5

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved




EVALUATION PHASE



PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved







PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved

THALES ALENIA SPACE INTERNAL

<u>_</u> 2

4

3 bo

1 Data in

2 Num_in

um 1 Out

Discrete FIR Filter

→1 Data_out




7

Date: 28/062022

Ref: EDHPC-2023

Template: 83230347-DOC-TAS-EN-009

4TH ORDER & 8TH ORDER POLIPHASE FILTER BANK






PROPRIETARY INFORMATION


This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved

THALES ALENIA SPACE INTERNAL



8





9

Ref: EDHPC-2023 Template: 83230347-DOC-TAS-EN-009

Date: 28/062022

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved



DESIGN PROCEDURE. SPACE CODING RULES

/// Generated code has been evaluated and comply with Space coding rules.

- /// Generated code seems to be generated by a computer but:
- ✓ Systematic generation → Is predictable to read
- Generated RTL blocks names match with the Simulink design
- In general it is easy to integrate in a more complex design

									HDL coding	g standard: I	ndustry 👻	
									Report opt	ions		
									🔲 Do not	show passing	rules in coding standard report	
Clock settings									Basic codir	ng rules		
Reset type: Asynchronous			▼ Rese	 Reset asserted level: 		Active-high 🔹			Check f	or duplicate na	ames	
	clock input port: clk			Clock enable input port:		-					rds in design names	
•••		_							ice, entity name length			
Reset input port: reset		_	Clock inputs:		(Minimum 2					
Oversampling factor:	1		Cloc	k edge:	Rising		•		Maxim	um 32		
Additional settings											arameter name length	
General Ports	Coding styl	e Coding stand	ards	Diagnostics Float	ing Point	Target			Minimu	im 2		
Comment in header:									Maxim	um 40		
Verilog file extension:		.v		VHDL file extension:	.vh	d			RTL descri	ption rules		
Entity conflict postfix: _block		_block	Package postfix:		_pl	kg			for clock enable signals			
		_rsvd		Split entity file postf		ntity			-	age of reset signals		
Clocked process postfix: _process		process	Split arch file postfix		c a	arch				Detect usage of asynchronous reset signals Minimize use of variables		
Complex real part pos		_re		Split entity and a							ments that set RAM initial values	
Complex imaginary pa		_		VHDL architecture n			-11		Check f	or conditional	statements in processes	
complex imaginary pe	are posenia								Lenath	1		
Enable profiv:		onh	General		tyle Co	ding standards Dia	gnostics	Floating Poi	nt Target		:hain length	
Enable prefix:		enb	RTL An	notations		ding standards Dia	gnostics	Floating Poi	nt Target		:hain length	
Pipeline postfix:		_pipe	RTL An	notations Verilog`timescale dire		ding standards Dia	gnostics	Floating Poi	nt Target		hain length resting depth	
Pipeline postfix: VHDL library name:		_pipe work	RTL Ani	notations Verilog `timescale dire e VHDL configuration	ectives	ding standards Dia	gnostics	Floating Poi	nt Target			
Pipeline postfix:	de for mode	_pipe work	RTL An	notations Verilog`timescale dire	ectives os	ding standards Dia	gnostics	Floating Poi	nt Target			
Pipeline postfix: VHDL library name:	de for mode	_pipe work	RTL Ani Use Inlin Conc Emit	Verilog `timescale dire Verilog `timescale dire e VHDL configuration catenate type safe zero time/date stamp in h	ectives os	Dia standards Dia	gnostics	Floating Poi	nt Target			
Pipeline postfix: VHDL library name:	de for mode	_pipe work	RTL Ani Use Inlin Conc Emit	Notations Verilog `timescale dire e VHDL configuration catenate type safe zero time/date stamp in he stomizations	ectives os eader	-	gnostics	Floating Poi	nt Target			
Pipeline postfix: VHDL library name:	de for mode	_pipe work	RTL Ani Use Inlin Conc Emit RTL Cus	Verilog `timescale dire Verilog `timescale dire e VHDL configuration catenate type safe zero time/date stamp in h	ectives os eader by aggreg	-	gnostics	Floating Poi	nt Target			
Pipeline postfix: VHDL library name:	de for mode	_pipe work	RTL Ani Use Inlin Conc Emit RTL Cu: RTL Cu: Repr Inlin	Notations Verilog `timescale direc e VHDL configuration catenate type safe zero time/date stamp in h stomizations esent constant values	ectives os eader by aggreg	-	gnostics	Floating Poi	nt Target		Nesting depth	
Pipeline postfix: VHDL library name:	de for mode	_pipe work	RTL Ani V Use Inlin Conc Emit Emit RtL Cu: Repr Inlin V Initia	verilog `timescale direc e VHDL configuration catenate type safe zero time/date stamp in h stomizations resent constant values e MATLAB Function blo	ectives os eader by aggreg	-	-	Floating Poi	nt Target		Nesting depth	
Pipeline postfix: VHDL library name:	de for mode	_pipe work	RTL Ani V Use Inlin Conc Emit Emit Repr Inlin V Initia RAM An	verilog 'timescale dire e VHDL configuration catenate type safe zero time/date stamp in h stomizations resent constant values e MATLAB Function bil alize all RAM blocks	ectives os eader by aggreg ock code	ates	: enable		nt Target	• •	Nesting depth	
Pipeline postfix: VHDL library name:	de for mode	_pipe work	RTL Ani Use Inlin Conc Emit RtL Cu: Repr Inlin Inlin Inlin RAM An No-rese	Notations Verilog ' timescale dire e VHDL configuration catenate type safe zerr time/date stamp in h stomizations resent constant values e MATLAB Function bi alize all RAM blocks chitecture: tregisters initialization	ectives os eader by aggreg ock code	RAM with clock	: enable		nt Target		Nesting depth	
Pipeline postfix: VHDL library name:	de for mode	_pipe work	RTL Ani Use Inlin Conc Emit RTL Cu: Repr Inlin Inlin Inlin RAM An No-rese RTL Sty	verilog 'timescale dire e VHDL configuration catenate type safe zerr time/date stamp in hi stomizations resent constant values e MATLAB Function bi alize all RAM blocks chitecture: tr registers initialization de	ectives os eader by aggreg ock code n:	RAM with clock Generate an ex	: enable		nt Target		Nesting depth	
Pipeline postfix: VHDL library name:	de for mode	_pipe work	RTL Ani Use Inlin Conc Emit Emit REPT Inlin RAM An No-rese RTL Sty Use	Notations Verilog ' timescale dire e VHDL configuration catenate type safe zerr time/date stamp in h stomizations resent constant values e MATLAB Function bi alize all RAM blocks chitecture: tregisters initialization	ectives os eader by aggreg ock code n: dge" style	RAM with clock Generate an ex	: enable		nt Target		Nesting depth	
Pipeline postfix: VHDL library name:	de for mode	_pipe work	RTL Ani Use Inlin Conc Emit RTL Cu: Repr Inlin Inlin Inlin RAM An No-rese RTL Sty Use Minin	verilog ' timescale dire e VHDL configuration catenate type safe zerr time/date stamp in h stomizations esent constant values e MATLAB Function bi alize all RAM blocks chitecture: tregisters initialization de "rising_edge/falling_ed	ectives os eader by aggreg ock code n: dge" style	RAM with clock Generate an ex	: enable		nt Target		Nesting depth	
Pipeline postfix: VHDL library name:	de for mode	_pipe work	RTL Ani Use Inlin Conc Emit RTL Cu: Repr Inlin Inlin Inlin RAM An No-rese RTL Sty Use Minii Scala	Verilog ' timescale dire e VHDL configuration catenate type safe zerr time/date stamp in h stomizations esent constant values e MATLAB Function bi alize all RAM blocks chitecture: tregisters initialization de "rising_edge/falling_ee mize intermediate sign	ectives os eader by aggreg ock code n: dge" style	RAM with clock Generate an ex	: enable		nt Target		Nesting depth	
Pipeline postfix: VHDL library name:	de for mode	_pipe work	RTL Ani V Use V Inlin V Conc Emit RTL Cu: Repr Inlin V Initia RAM An No-rese RTL Sty Use Minii Scala	Verilog ' timescale dire e VHDL configuration catenate type safe zere time/date stamp in hi stomizations essent constant values e MATLAB Function bli alize all RAM blocks chitecture: tt registers initialization de "rising_edge/falling_ee mize intermediate sign arize vector ports	ectives os eader by aggreg ock code n: dge" style t als	ates RAM with clock Generate an ex for registers	s enable		nt Target		Nesting depth	

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space © Thales Alenia Space, 2020 All right reserved

THALES ALENIA SPACE INTERNAL



General Ports Coding style Coding standards Diagno

- Choose coding standard

10


Date: 28/062022

Ref: EDHPC-2023

Template: 83230347-DOC-TAS-EN-009

DESIGN PROCEDURE. HDL CODER USAGE DECISION

/// Simplified (and not exhaustive) multiple-criteria decision analysis



11

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved



AUTOCODING PROCEDURE

///Specific Rules for VHDL Automatic Generation Tools cover:

Automatic Generation Tools project management

- Organization of project data
- Version Control Management

Automatic Code Generation workflow

Project classification, review milestones, required documentation, roles,...

I Validation and Verification Procedure

From SRR to the final delivery

/ Well practices & General Reliability Rules


- Clocking
- Specific unit-testing of SEU mitigation techniques, such as TMR or ECC+scrubbing
- Use of specific Simulink features

Date: 28/062022 Ref: EDHPC-2023 Template: 83230347-DOC-TAS-EN-009

12


PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved





VALIDATION & VERIFICATION DURING THE FW LIFE CYCLE




PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved









PHASER ADC DEMOSTRATOR

PROPRIETARY INFORMATION


This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved

THALES ALENIA SPACE INTERNAL




Date: 28/062022 . Ref: EDHPC-2023 Template: 83230347-DOC-TAS-EN-009

14



PRODIGE PRODUCT FAMILY

- UHF Transparent proessor
 - C Band Hybrid processor
- Ka/L Band Transparent processor



QPSK spread-spectrum demodulator

 Date:
 28/062022

 /// 15
 Ref:
 EDHPC-2023

 Template:
 83230347-DOC-TAS-EN-009

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved



CONCLUSSIONS

Background in TAS in Spain

Usage of MBD /MBSE from more than 20 years

Successful tool evaluation

HDL Coder was selected as the most mature tool for MBD

Design Procedure at TAS in Spain

Standard procedure for MBD / MBDE approved by Quality and design authorities

Real Use Cases

R&D and commercial projects results have demonstrated the solidity of the procedure

Future work

To standardize the use in non commercial missions (ECSS / Guidelines for scientific or observation missions)

5

16

3

4

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved



We believe in Space as humankind's new horizon to build a better, sustainable life on Earth

SPACE FOR LIFE

 Date:
 28/062022

 /// 17
 Ref:
 EDHPC-2023

 Template:
 83230347-DOC-TAS-EN-009

ROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved



THALES ALENIA SPACE IN SPAIN C/Einstein, 7 (P.T.M.) 28760 Tres Cantos Madrid - SPAIN

Tel.: (+34) 91 807 79 00 Fax: (+34) 91 807 79 99 E-mail: comunicacion.espacio@thalesaleniaspace.com http://www.thalesaleniaspace.com

Bienvenido

THALES

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © Thales Alenia Space, 2020 All right reserved

THALES ALENIA SPACE INTERNAL



 Date:
 28/062022

 /// 18
 Ref:
 EDHPC-2023

 Template:
 83230347-DOC-TAS-EN-009