



Speeding Up DO-178 Safety Certification with Trace-based Code Coverage

13th -15th June 2023

Ladislav Řehák ladislav.rehak@lauterbach.com

Introduction

- Debugging of NanoXplore SoCs
- Tracing of NanoXplore SoCs
- Code Coverage Measurement
- Lauterbach's Tool Qualification Support Kit (TQSK)





Debuggers are known for...

TRACE32 PowerView for ARM 0 [SIM @]

File Edit View Var Break Run CPU Misc Trace Perf Cov RM57L FreeRTOS Window Help



©Lauterbach.co

Ξ

o ×

... but can actually do much more

Program Flow captured with Lauterbach TRACE32®



©Lauterbach.cor

Run time until stop

A Little Bit of Theory: CPU Program Flow Trace How Does it Work: Hardware Setup (I)



- Microprocessor emits program flow (trace) data via specialized on-chip blocks
- Data stream is saved in on-chip trace buffers or in trace hardware (e.g. TRACE32[®] PowerTrace Module)
- Later on, trace data is transferred to PC for analysis









How does this apply to Code Coverage? Traditionally, Code Coverage Needs Instrumentation



- A) Instrumentation of full source code* to capture program flow
- B) Compile instrumented code and run code on target (or in simulator)
- C) Acquire program flow data via functional interface
- D) Analyze in Code Coverage Tool

Typical issues:

- Code size growth: Executable does not fit into target memory size
- RAM consumption
- Longer execution time due to overhead



Analyze in TRACE32 or external tool

target HW possible as well as in simulator

Ξ

 \bigcirc \bigcirc

 \square \bigcirc

ന

0

Trace based Code Coverage What are the challenges?

Automatic mapping for most common architectures and compilers

Map Decisions,

Conditions and Calls

• Heuristics

Compiler Optimization

- Disable optimization or
- Use Targeted
 Instrumentation

Conditional Instructions not showing up in trace

- Tune Compiler flag or
- Use Targeted Instrumentation

Many different Compiler and Architecture Combinations

- Support for combination can be added on demand
- Targeted Instrumentation as a fallback solution

	ciot, co verage	1									~
🛛 🕨 St	tep 🛛 🕨 Ove	r 🛃 D	iverge 🖌	🗸 Return 🛛 🛍 Up	► Go 🛛	Break	🔛 Mode	🐼 🛍 🤍 Find:	COV	erage.c	
id	dec/cond	true	false	coverage	addr/line	code	label	mnemonic		comment	
29	1.	1.	1.	mc/dc	689 SR:080010E8	if 518301	(a b	c) {]dr	r3 [r11 #-0x10]		^
29	1.	•	•	ok ok	SR:080010FC SR:08001100 SR:08001104	E353000 1A00000)0)5	cmp bne (r3,#0x0 0x800111C	; r3,#0	
29	2.	•	•	ok ok ok	SR:08001104 SR:08001108 SR:08001100 SR:08001110	E353000 1A00000 E51B301)0)2 18	cmp bne (r3,#0x0 0x800111C r3,[r11,#-0x18]	; r3,#0	ł
29	3.	•	•	ok ok	SR:08001114 SR:08001118	E353000 0A00000)0)2	cmp beq (r3,#0x0 0x8001128	; r3,#0	~

Code Coverage Contribution in individual Test Phases



Code Coverage Gained Using Trace

Code Coverage Gained Using Unit/Integration Testing

Code Coverage in Functional Safety Projects

- Measurement how thoroughly code has been stressed by testing
- > Trace generation has no runtime overhead
- Scales well with application size
- Long-term tests can be monitored
- Code coverage can be efficiently measured throughout all testing phases
- Measurement of complex coverage criteria during later stages becomes feasible
- Less pressure to achieve high code coverage at unit test level
- > Use of integration of system testing results can reduce the overall effort

Tool Qualification Support Kit (TQSK): Making Qualification Easy

- Domain-specific guidance for TRACE32[®]
- > Covers safety standards for different industries
- Fool classification and application guidance for TRACE32[®] features
- User contributes knowledge of project context to adapt the generic guidance to project needs (use cases, process flow, operating environments, ...)
- Verification of TRACE32[®] in the user environment
- > Test suites for requirements-based testing
- Designed for compatibility with diverse user environments







Invitation to our Booth Demo

- MC/DC coverage demo on Arm® Cortex®-R52 core in a NanoXplore NG-Ultra SoC
- > Used hardware: PowerDebug X50
 - Fast USB3
 - Ethernet for remote usage in test labs
 - PCI Express interface for high bandwidth off-chip trace
- > Used hardware: PowerTrace III
 - 8 GByte memory
 - Parallel trace with up to 36 signals
 - 600+ Mbit/s per signal for up to 17 signals
 - > 400 MByte/s streaming speed
- > Also works in instruction set simulator

🖌 Step	ver 📄	Diverge 🦨 Retur	n 🙋 Up	🕨 🕒 🕨	Break	Mode 😹 🕇
coverage	ado	dr/line_source				
			byte * da	taptr;		10.1
PuData			jpeg_loca	I_STRUCT	JpegContr	olbata;
D::Data.			int IneqS	tride In	age[256]; egSizeX	InegSizeV.
			ine spegs	critic, sp	cystzer,	spegsizer,
LAUTE	RBAC	н/ Х	JPEG_Decor	mpressAll	ocate((by	te *) &JpegCont
			while (1)	{		
15		×	R	esetImage	0;	((hut) + +) - 0.7
incomplete	æ	1012	,	Feg_Decom	pressinit	
mediprece	œ	1012		i (spegsi	eak:	rg_317r_v 11 3b
		1	d	o {	curry	
stmt		1015		i	= JPEG_De	compress((byte
incomplete		1016		if	(i == ER	ROR)
incomplete		1017			bre	ak;
incomplete	Ē	1018		11		UE) vlineToImage(da
incomplete	æ	1019	1	while (i		•
meompreee		1020	ъ ¹		1102)	,
incomplete		1022	return 0;			
incomplete		1023 }				
		1024				



Summary

- Regulatory environment of Avionics Industry leads to
 - Focus on early hardware-based testing
 - Object-code coverage helpful for projects with high criticality
 - Projects with high criticality use compiler optimizations very cautiously
- TRACE32[®] provides Long-term commitment for legacy platforms
- > TRACE32[®] is your one-stop solution for all code coverage needs
- > TRACE32[®] is more time/space efficient than other code coverage tools
- > TRACE32[®] provides new opportunities for integration and system testing
- > \rightarrow TRACE32[®] speeds up DO-178 Safety Certification with Trace-based Code Coverage



Your **KEY** to Embedded Innovations since 40 Years



Questions?

Speeding Up DO-178 Safety Certification with Trace-based Code Coverage

> Live-Demo & Discussion at Lauterbach Booth



Ladislav Řehák Systems Engineer

Lauterbach GmbH

Ladislav.Rehak@Lauterbach.com



THANK YOU!