

AGENDA

- My experience with BRAVE technology in the past and present
- NEORV32 processor
- Implementation of NEORV32 on Ng-Medium FPGA
- Evaluation and benchmarking of NEORV32 on Ng-Medium development board

PAST WORKFLOW EXPERIENCE WITH BRAVE TECHNOLOGY

Functional simulation of RTL Test functionality of RTL on FPGA from other vendors

Run synthesis with NxMap 2.8.6 / NxPython

Simulation of synthesized design

Run Place&Route with NxMap 2.8.6 / NxPython Test functionality on the BRAVE development board















PRESENT WORKFLOW EXPERIENCE WITH BRAVE TECHNOLOGY

Functional simulation of RTL

Run synthesis and Place&Route with Impulse/NxPython

Test functionality on the BRAVE development board








NEORV32 PROCESSOR - SOC

ARCHITECTURE OF NEORV32 RISK-V PROCESSOR



Source: https://github.com/stnolting/neorv32

KEY FEATURES

- Supports RISC-V instruction set => ISA extension
- Intuitive to use
- VHDL and Verilog
- User can write its own functions
- Flexible memory space of instructions and data memory
- It supports gcc and g++ compilers
- SW code can be simulated together with the

NEORV32 core

 SW code can be uploaded to internal "FLASH" memory during core synthesis steps or via UART

EVALUATING AND BENCHMARKING IMPLEMENTED NEORV32 SOC ON NG-MEDIUM

Simple GPIO and PWM

Communication UART and SPI


Memory access

Floating point compatibilities

Math functions

- Angular Features
- Sqrt
- Division
- Multiplication
- Comparison

EVALUATING AND BENCHMARKING IMPLEMENTED NEORV32 SOC ON NG-MEDIUM



IMPLEMENTATION OF NEORV32 ON BRAVE NG-MEDIUM

4-LUT	DFF	XLUT	1-bit carry	Register file block	DSP	Memory Block	WFG	PLL
3788 / 32256 (12%)	1921/ 32256 (6%)	0 / 2016 (0%)	830 / 8064 (11%)	4 / 168 (3%)	0 / 112 (0%)	22 / 56 (40%)	1 / 32 (4%)	1 / 4 (25%)

Domain		Frequency		Hold/Removal Summary			Setup/Recovery Summary			
Source	Target	Required	Actual		Minimum Data Arrival Time	Minimum Required Relationship	Slack	Maximum Data Arrival Time	Maximum Required Relationship	
Input Input	rg~s_clk (Falling) rg~s_clk (Rising)	:	- -	-	3.219ns 2.665ns	:	-	3.396ns 2.798ns	:	
rg~s_clk (Rising)	Output	-	-	-	7.500ns	-	-	9.337ns	-	1
rg~s_clk (Falling) rg~s_clk (Falling) rg~s_clk (Rising)		- - 37.515 MHz	- - 64.842 MHz	1.042ns 16.893ns 1.000ns	1.042ns 3.565ns 1.000ns	-13.328ns	25.420ns 9.587ns 11.234ns	1.236ns 3.741ns 15.422ns	26.656ns 13.328ns 26.656ns	
Total										

