

# AIRBUS MathWorks®

## **Accelerating FPGA Development**

Harnessing the Power of HDL Coder and Collaborative Integration with NanoXplore

#### **Yanitsa Stoyanova**

Digital Design and Verification Engineer
Airbus Defence and Space

#### **Stephan van Beek**


European Technical Specialist SoC/FPGA Design Flows MathWorks



**Project, feasibility studies** 


H2020 OPERA Project has received funding from the European Union's H2020 research and innovation program under grant agreement N°821969

Space Qualification and Validation of High Performance European Rad-Hard FPGA





## Digital Signal Processing Algorithms Flow with HDL Coder



HDL Coder and the HDL Workflow Advisor

#### Workflow:

- User inputs: Simulink model
- Auto-Generated VHDL code
- Auto-Generated testbench plus 
   stimuli vectors for RTL simulations


Nanoxplore's Impulse Synthesis,

Place and Route

**Netlist simulations** 



## FFT240 design model



#### Workflow:

- User inputs: Simulink model
- Auto-Generated VHDL code
- Auto-Generated testbench plus 
   stimuli vectors for RTL simulations

Nanoxplore's Impulse Synthesis,

Place and Route

**Netlist simulations** 



DEFENCE AND SPACE [ Airbus Amber ]

# FFT240 design requirements

Required: 180 MHz

NxMap 22.2.0.4		fft240, no co	onstraints	·	orplanning, ng driven	fft240, floorplanning, timing driven			
Ressource	total	abs relative		abs	relative	abs	relative		
4-LUT	505344	2988	0.59%	7959	1.57%	7959	1.57%		
DFF	505344	5807	1.15%	7078	1.40%	7079	1.40%		
Carry	126336	1374	1.09%	1120	0.89%	1120	0.89%		
RFB	2632	64	2.43%	0	0.00%	0	0.00%		
DSP	1344	22	1.64%	31	2.31%	31	2.31%		
BRAM	672	20	2.98%	24	3.57%	24	3.57%		
clk (post syn) in MHz		213,9	95	206	,954	206,954			
clk (post rout) in MHz		131,1	199	178	,285	183,993			






# Garbage in = Garbage out

- Following good coding patterns is important (= good modelling patterns)
- Fortunately .... HDL Coder produces good code for NanoXplore Why is that??




•


#### DSP architecture NG Ultra and Xilinx are 'similar'





#### **Pipelined Multiply**






NG-ULTRA – NX2H540TSC-LF1760V Siemens Precision HiRel

```
A unsigned <= unsigned(A);
enb <= clk enable;
Pipeline_process : PROCESS (clk)
BEGIN
  IF clk'EVENT AND clk = '1' THEN
    IF reset = '1' THEN
      Pipeline_out1 <= to_unsigned(16#0000#, 16);
    ELSIF enb = '1' THEN
      Pipeline out1 <= A unsigned;
    END IF;
  END IF;
END PROCESS Pipeline process;
B_unsigned <= unsigned(B);
Pipeline1_process : PROCESS (clk)
BEGIN
  IF clk'EVENT AND clk = '1' THEN
   IF reset = '1' THEN
      Pipeline1 out1 <= to unsigned(16#0000#, 16);
    ELSIF enb = '1' THEN
      Pipeline1 out1 <= B unsigned;
    END IF;
  END IF;
END PROCESS Pipeline1 process;
Product_out1 <= Pipeline_out1 * Pipeline1_out1;
Pipeline2 process : PROCESS (clk)
BEGIN
  IF clk'EVENT AND clk = '1' THEN
    IF reset = '1' THEN
      Pipeline2_out1 <= to_unsigned(0, 32);
    ELSIF enb = '1' THEN
      Pipeline2_out1 <= Product out1;
    END IF;
  END IF;
END PROCESS Pipeline2 process;
Z <= std_logic_vector(Pipeline2_out1);</pre>
```





### Pipelined Multiply-Add with Pre-Adder






## RAM and ROM Memory (1)













#### FFT Implementation Exploration





### Collaboration with NanoXplore



Multipliers	16
Adders/Subtractors	191
Registers	647
Total 1-Bit Registers	8504
RAMs	32
Multiplexers	461
I/O Bits	86
Static Shift operators	8
Dynamic Shift operators	0

Instance Name	Out Net	Mode	- 1	AREG	I BREG	CREG	ADREG	MREG	PREG
					· 	·	·	·	·
1.  u_FFT.u_SDF1_3_1.u_MUL4.NX	DSP_U_0   RETIMED_rtlcGen22	B*A	1	2	2	1 0	1 -	0	0
2.  u_FFT.u_SDF1_3_1.u_MUL4.NX	DSP_U_1   RETIMED_rtlcGen18	B*A	- 1	2	2	1 0	1 -	0	0
3.  u FFT.u SDF1 3 1.u MUL4.NX	DSP U 2   dinXTwdl re	A*B-C	1	0	0	1	1 -	1	1
4.  u FFT.u SDF1 3 1.u MUL4.NX	DSP U 3   dinXTwdl im	A*B+C	1	0	0	1	1 -	1	1
5.  u FFT.u SDF1 5 1.u MUL4.NX	DSP U 0   RETIMED rtlcGen48	B*A	1	2	2	1 0	1 -	0	0
6.  u FFT.u SDF1 5 1.u MUL4.NX	DSP U 1   RETIMED rtlcGen44	B*A	1	2	2	1 0	1 -	0	0
7.  u FFT.u SDF1 5 1.u MUL4.NX	DSP U 2   dinXTwdl re	A*B-C	- 1	0	0	1	-	1	1
8.   u FFT.u SDF1 5 1.u MUL4.NX	DSP U 3   dinXTwdl im	A*B+C	- 1	0	0	1	-	1	1
9.   u FFT.u SDF1 7 1.u MUL4.NX	DSP U 0   Complex4Multiply mult2 im p	ipel 5n0rl   A*B	- 1	1	1	1 -	1 -	1	1
O.   u FFT.u SDF1 7 1.u MUL4.NX	DSP U 1   Complex4Multiply mult2 re pi	ipel 5n0rl   A*B_	1	1	1	1 -	1 -	1	1
THE THE TANK THE THE TANK THE	DSP 2 tyles	5n0	No.	-			and were		~~~~



# FFT HDL - Optimized

#### Frequency without constraints:

135MHz @ worstcase

Frequency with floorplanning:

136MHz @ worstcase

Frequency with advanced floorplanning:

- 146MHz @ worstcase
- 150MHz can easily be reached
- 155-160MHz will be the limit





# FFT HDL - Optimized

150MHz


Domain		Frequency		Hold/Removal Summary		!	Setup/Recovery	Status				
Source	Target	Required							Maximum Required     Relationship		Delay   Path	Total
Input	MWCLK (Rising)	-	- 1	:-	-1.434ns	- 1	-	6.682ns	- [	- [	- ]	* 1
MWCLK (Rising)	Output	-	-	-	12.713ns	- 1	-	19.301ns	- 1	- [	- [	
MWCLK (Rising)	MWCLK (Rising)					l 0ps					- 1	
Total			***************************************	*********		***************		+	3	ко	-	ко





# FFT HDL - Optimized

150MHz







#### Concluding remarks

