

# FPGA Design and HDL Auto-Coding Using Model Based Flow

**Roberto Romanato** 

ESA-ESTEC, 11/14/2023

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space





Date: Ref: Template: 83230347-DOC-TAS-EN-007

# **TABLE OF CONTENTS**



Introduction



## HDL code generation




**Design Flow using Matlab-Simulink** 



Pros and Cons



Case of Study



Date: 11/15/2023 /// 2 Ref: Not referenced Template: 83230347-DOC-TAS-EN-007

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



# INTRODUCTION

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



# INTRODUCTION

///The continuous increase of FPGA complexity requires new tools and design flows

///Mathworks MATLAB/SIMULINK Design flow used since 2008

- Xilinx System Generator (2008-2012)
  - SIMULINK add-on with a kernel which permits to generate HDL Code
  - The SIMULINK model is designed using Xilinx System Generator library
  - Pros
    - Wide set of DSP building blocks (more or less the ones in the Xilinx catalogue)
    - · A cascade of few components permits the implementation of quite complex systems
- Cons
  - The generated code was not readable (more like a netlist than RTL)
  - The generation time was too long (hours for big designs)
  - If a small section of the design changed, the entire code had to be regenerated
  - The generated code is FPGA dependent
- Conclusion: good tool for small designs with a cascade of DSP blocks, not versatile for complex FPGAs

Date: 11/15/2023

Template: 83230347-DOC-TAS-EN-007

/// 4

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. C 2019 Thales Alenia Space



## INTRODUCTION

## ///Mathworks MATLAB/SIMULINK Design flow used since 2008

- Mathworks HDL Coder (2013-Now)
- SIMULINK toolbox
- RTL code technology independent
- The generation time is quite low (minutes for complex FPGAs)
- If a section of the project changes, it is possible to regenerate the code only in the updated sub-system

## ///Reasons to use MATLAB/SIMULINK and HDL-Coder design flow

- I Fully integrated platform from system to hardware level (i.e. hardware in the loop)
- I There is a direct translation of the binary strings to decimal
- Speeds-up the debug since is easier to compare the FL-Point and FX-Point test vectors

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



### /// MATLAB floating point simulator "FPGA oriented"

- I Each sub-system that has to be implemented in VHDL is implemented as function
- Reflects architecture on FPGA (datapath and interfaces)
- /// SIMULINK fixed point model (data and control path)
- /// Radiation Aspects
- I If the target FPGA requires TMR, the sensitive logic is grouped into few blocks (Control Paths)
- /// The Test Bench is also implemented inside the SIMULINK model in order to have a unique model for testing the design
- I The SIMULINK model of the TB can be translated in HDL code
- Synthesizable TB for HW debug/tests
- /// Testing Scripts
- /// HDL Code generation with SIMULINK "HDL Coder" toolbox
- /// RTL simulation with QuestaSim and comparison w.r.t. Simulink model output
- /// Synthesis and Place&Route
- /// Test on hardware (Breadboard with FPGAs)

Date: 11/15/2023

### Template: 83230347-DOC-TAS-EN-007


### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. C 2019 Thales Alenia Space




/// The SIMULINK model is RTL synthesis of our design

- **/** FSMs, registers, counters, mathematical operators
- Quantization and configuration defined with MATLAB script
- /// HDL-Coder supplies a SIMULINK library
- Basic blocks (adders, multipliers, relational operators, etc.)
- I DSP blocks (i.e. FFT)
- I Memories (RAMs, ROMs, FIFOs)






Note: In the SIMULINK model, the colored blocks are the ones that will be translated into HDL code








PROPRIETARY INFORMATION


This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space

THALES ALENIA SPACE INTERNAL



Date: 11/15/2023





#### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space

THALES ALENIA SPACE INTERNAL




9 Ref:

Date: 11/15/2023

/// 9

## ///Finite State Machines

- Combinatorial Process (MATLAB Function)
- State (z<sup>-1</sup>)
- **I** FSM outputs are sampled



Template: 83230347-DOC-TAS-EN-007

Ref:

/// 10

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



# **CASE OF STUDY: DATARATE DETECTOR**

 Date:
 15/11/2023

 ///
 11
 Ref:
 Not referenced

 Template:
 83230347-DOC-TAS-EN-007


### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space

THALES ALENIA SPACE INTERNAL

ThalesAlenia

## **DATARATE DETECTOR - OVERVIEW**



## ///Datarate Detector

- I DSP element of the Integrated Deep Space & Radio-Science Transponder (ESA contract No. 4000125957/18/NL/FE)
- System with heterogeneous elements
- FSM
- FFT
- DSP elements
- I Receives streams of samples and computes its datarate applying a dedicated algorithm

## ///Test Bench

- Supplies data to the Datarate Detector
- Implements the interaction with the Upper Layer (Leon2FT)




Date: /// 12 Ref: Template: 83230347-DOC-TAS-EN-007

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space

## **DATARATE DETECTOR - ARCHITECTURE**



### /// Datarate Detector FSM

- I Coordinates the operations
- I Manages the UL interface
- /// IQ Interface
- I Manages the interface with other DSP blocks

### /// 256-Points FFT (Burst)

### /// Datarate Computation

Computes the final datarate using the FFT result

### Date: Ref: Template: 83230347-DOC-TAS-EN-007

/// 13

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space




## **DATARATE DETECTOR - CONFIGURATION AND QUANTIZATION**


/// To be more efficient, a MATLAB script is used for :

- I Quantizing the datapath
- I Loading parameters/constants

### Parametric quantization



### Quantization



### **Rounding Method**

set\_param('DataRate\_DetectorBurst/DATARATE\_DETECTOR/DATARATE\_COMPUTATION/SQUARE\_HODULE\_ADDER', 'RndMeth','Round'); set\_param('DataRate\_DetectorBurst/DATARATE\_DETECTOR/DATARATE\_COMPUTATION/SQUARE\_HODULE\_ADDER', 'SaturateOnIntegerOverflow','on');

set\_param('DataRate\_DetectorBurst/DATARATE\_DETECTOR/DATARATE\_COMPUTATION/I\_SQUARED', 'RndMeth','Simplest'); set\_param('DataRate\_DetectorBurst/DATARATE\_DETECTOR/DATARATE\_COMPUTATION/Q\_SQUARED', 'RndMeth','Simplest'); set\_param('DataRate\_DetectorBurst/DATARATE\_DETECTOR/DATARATE\_COMPUTATION/I\_SQUARED', 'SaturateOnIntegerOverflow','on'); set\_param('DataRate\_DetectorBurst/DATARATE\_DETECTOR/DATARATE\_COMPUTATION/I\_SQUARED', 'SaturateOnIntegerOverflow','on');

# ThalesAlenia

### Date: /// 14 Ref: Template: 8323

Template: 83230347-DOC-TAS-EN-007

PROPRIETARY INFORMATION This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019

Thales Alenia Space

# **DATARATE DETECTOR - SIMULATION**


## ///MATLAB Script

Date:

Ref:

Template: 83230347-DOC-TAS-EN-007

/// 15



This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



# HDL CODE GENERATION

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



## HDL CODE GENERATION – OVERVIEW

### ///Assign a name on every net

- I Makes the generated code more readable
- ///Code generation general settings
- I Clock and Reset settings
- Ports and coding style
- /// Hierarchy definition
- ///Black Boxes
- ///Test points for debug
- / Preliminary code generation

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space

THALES ALENIA SPACE INTERNAL



Date: /// 17 Ref: Template: 83230347-DOC-TAS-EN-007

## HDL CODE GENERATION – CLOCK AND RESET SETTINGS

PARAMETER	VALUE
Clock input port	clk
Clock edge	Rising/Falling
Reset input port	reset
Reset Asserted Level	Active-high/Active-low
Reset Type	Synchronous/Asynchronous

<pre>hdlset_param('DataRate_DetectorBurst','ClockInputPort','clk')</pre>
<pre>hdlset_param('DataRate_DetectorBurst','ClockEdge','Rising')</pre>
<pre>hdlset_param('DataRate_DetectorBurst','ResetInputPort','reset')</pre>
<pre>hdlset_param('DataRate_DetectorBurst','ResetAssertedLevel','Active-high')</pre>

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



## HDL CODE GENERATION – PORTS AND CODING STYLE

PARAMETER	VALUE
Minimize clock enables	On
Enable HDL DUT output port generation for test points	On
Minimize intermediate signals	On
Generate parameterized HDL code from masked subsystem	On
Use «rising_edge/falling_edge» style for registers	On
Code reuse	Atomic and Virtual

hdlset\_param('DataRate\_DetectorBurst','MinimizeClockEnables','On')
hdlset\_param('DataRate\_DetectorBurst','EnableTestpoints','On')
hdlset\_param('DataRate\_DetectorBurst','MinimizeIntermediateSignals','On')
hdlset\_param('DataRate\_DetectorBurst','MaskParameterAsGeneric','On')
hdlset\_param('DataRate\_DetectorBurst','UseRisingEdge','On')
hdlset\_param('DataRate\_DetectorBurst','SubsystemReuse','Atomic and Virtual')


#### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



## HDL CODE GENERATION – HIERARCHY/TEST POINTS

- Define which blocks in the SIMULINK model have to be converted in a HDL file
- I HDL Coder generates a VHDL file for each SIMULINK Sub-System and MATLAB-Function
- / If a Sub-System or MATLAB-Function does not need to be converted in a HDL file, then the "Flatten" option must be enabled using the HDL Block Properties – in this way the sub-system is contained within the higher level of the hierarchy
- SIMULINK IP (i.e. FFT/IFFT) can't be "Flattened"



# PROPRIETARY INFORMATION This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space

THALES ALENIA SPACE INTERNAL



HDL Properties: DATARATE DETECTOR FSM

Module

inherit

inherit

inherit

-

•

off

none on

General Target Specification Implementation Architecture

Implementation Parameters AdaptivePipelining

ConstrainedOutputPipeline 0

BalanceDelays

ClockRatePipelining

DistributedPipelining

FlattenHierarchy

DSPStyle

Date: /// 20 Ref:

Template: 83230347-DOC-TAS-EN-007

## HDL CODE GENERATION – EXAMPLE 1

### ENTITY DATARATE\_DETECTOR\_FSM IS

P	ORT(clk	1.1	IN	std logic;
	reset	1.1	IN	std logic;
	START DATARATE DETECTION	1.1	IN	std logic; ufix1
	RESET FLAG READY	1.1	IN	std_logic;
	END_FFT	1.1	IN	std_logic;
	END_COUNT	÷	IN	std_logic;
	DATARATE READY		OUT	std logic;
	ENABLE FFT INITIALIZATION	1.1	OUT	std logic;
	RESET COUNTER	1.1	OUT	std logic;
	tp STATE Q	1.1	OUT	std logic vector (2 DOWNTO 0) ufix3 Testpoint port
	);			
END	DATARATE DETECTOR FSM;			

FSM DATARATE DETECTOR output : PROCESS (END COUNT out1, END FFT out1, RESET FLAG READY 1, START DATARATE DETECTION 1, STATE Q) BEGIN -- FSM state -- Reset the counter of the FFT input samples -- Set to '1' the "FLAG Reset Flag Ready" flag -- '1' for all the samples valid at the FFT input CASE STATE Q IS WHEN "000" => State <= to unsigned(16#1#, 3);</pre> Reset Counter 1 <= '1'; Datarate Ready 1 <= '0'; Enable FFT Initialization 1 <= '0'; WHEN "001" => IF START DATARATE DETECTION 1 = '1' THEN -- Wait a new batch of samples to elaborate State <= to unsigned(16#2#, 3);</pre> Reset Counter 1 <= '0'; Enable\_FFT\_Initialization\_1 <= '1';</pre> ELSE State <= to unsigned(16#1#, 3);</pre> Reset Counter 1 <= '1'; Enable\_FFT\_Initialization\_1 <= '0';</pre> END IF: Datarate Ready 1 <= '0'; WHEN "010" => IF END COUNT out1 = '1' THEN -- Read all the samples from the interface buffer State <= to unsigned(16#3#, 3);</pre> ELSE State <= to unsigned(16#2#, 3);</pre> END IF; Reset Counter 1 <= '0'; Datarate Ready 1 <= '0'; Enable FFT Initialization 1 <= '1'; WHEN "011" => -- Wait FFT ultimation (it is also considered the delay for searching the peaks) IF END FFT out1 = '1' THEN State <= to unsigned(16#4#, 3);</pre>

```
STATE_REG_process : PROCESS (clk, reset)
BEGIN

IF reset = '1' THEN

STATE_Q <= to_unsigned(16#0#, 3);
ELSIF rising_edge(clk) THEN

STATE_Q <= STATE_D;
END IF;
END PROCESS STATE REG process;</pre>
```

/// 21

### Date: Ref:

ELSE.

### Template: 83230347-DOC-TAS-EN-007


Datarate Ready 1 <= '1';

#### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



## HDL CODE GENERATION



### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space

THALES ALENIA SPACE INTERNAL



Thales Al

## HDL CODE GENERATION – EXAMPLE 2

ENTITY IQ_INTERFACE IS		
PORT ( clk :	IN	std_logic;
reset :	IN	std_logic;
ENABLE FFT INITIALIZATION :	IN	std_logic;
RESET COUNTER :	IN	std logic;
PREAMBLE_I_C :	IN	std logic vector (9 DOWNTO 0); sfix10 En8
PREAMBLE Q C :	IN	std logic vector (9 DOWNTO 0); sfix10 En8
PREAMBLE I SC :	IN	std logic vector (9 DOWNTO 0); sfix10 En8
PREAMBLE Q SC :	IN	std logic vector (9 DOWNTO 0); sfix10 En8
PREAMBLE I MAVG :	IN	std logic vector (9 DOWNTO 0); sfix10 En8
PREAMBLE Q MAVG :	IN	std logic vector (9 DOWNTO 0); sfix10 En8
WE PREAMBLE C :	IN	std logic;
WE PREAMBLE SC :	IN	std logic;
WE PREAMBLE MAVG :	IN	std logic;
SELECT INPUT :	IN	std logic vector (1 DOWNTO 0); ufix2
DATA VALID FFT :	OUT	std logic;
PREAMBLE I :	OUT	std logic vector (9 DOWNTO 0); sfix10 En8
PREAMBLE Q :	OUT	std logic vector (9 DOWNTO 0); sfix10 En8
END COUNT :	OUT	std logic;
tp DATA VALID FFT REG Q :	OUT	std logic; Testpoint port
tp END COUNT REG Q :	OUT	std logic; Testpoint port
tp PREAMBLE I REG Q :	OUT	std logic vector (9 DOWNTO 0); sfix10 En8 Testpoint port
tp PREAMBLE Q REG Q :	OUT	std logic vector (9 DOWNTO 0); sfix10 En8 Testpoint port
tp SAMPLE IN COUNTER :	OUT	std logic vector (8 DOWNTO 0) ufix9 Testpoint port
);		
END IQ_INTERFACE;		

DATA\_IN\_I\_D <= PREAMBLE\_I\_C\_signed WHEN SELECT\_INPUT\_unsigned = to\_unsigned(16#0#, 2) ELSE
 PREAMBLE\_I\_SC\_signed WHEN SELECT\_INPUT\_unsigned = to\_unsigned(16#1#, 2) ELSE
 PREAMBLE\_I\_MAVG\_signed;
DATA\_IN\_I\_process : PROCESS (clk, reset)
BEGIN
 IF reset = '1' THEN
 DATA\_IN\_I\_Q <= to\_signed(16#000#, 10);
ELSIF rising\_edge(clk) THEN
 DATA\_IN\_I\_Q <= DATA\_IN\_I\_D;
END IF;
END IF;
END PROCESS DATA IN I process;</pre>

```
STATE 2 process : PROCESS (clk, reset)
BEGIN
 IF reset = '1' THEN
    STATE Q <= to unsigned(16#0#, 2);</pre>
 ELSIF rising edge(clk) THEN
    STATE Q <= STATE D;
  END IF:
END PROCESS STATE 2 process;
FSM EDGE DETECTOR output : PROCESS (DATAVALID IN out1, STATE Q)
BEGIN
 -- FSM state
  CASE STATE Q IS
    WHEN "00" =>
      State <= to unsigned(16#1#, 2);</pre>
      Data Valid <= '0';
    WHEN "01" =>
      IF DATAVALID IN out1 = '1' THEN
        State <= to unsigned(16#2#, 2);</pre>
        Data Valid <= '1';
      ELSE
        State <= to unsigned(16#1#, 2);</pre>
        Data Valid \overline{<}= '0';
      END IF;
    WHEN "10" =>
     IF DATAVALID IN out1 = '1' THEN
        State <= to unsigned(16#2#, 2);</pre>
      ELSE
        State <= to unsigned(16#1#, 2);</pre>
      END IF:
      Data Valid <= '0';
    WHEN OTHERS =>
      State <= to unsigned(16#0#, 2);</pre>
      Data Valid <= '0';
  END CASE;
END PROCESS FSM EDGE DETECTOR output;
```

/// 23

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



## HDL CODE GENERATION – CHECK

/// SIMULINK Test Bench is converted into HDL code

/// HDL Coder generates also a ".do" file to help the design compilation

/// Check HDL code output

/ After a transient, the difference between both, SIMULINK and QuestaSim simulation must be '0'

/// Code Coverage

			▼ Name	Specified path Ful	ll path Type	Stmt Count St	mt Hits	Stmt % St	mt Graph Bran	nch Count Br	ranch Hits	Branch	% Branch Graph	Condition Count
			sim	vsim.wlf C:	/Proge									
Sa Maga			MINRESRX2_BUTTERFLY.vhd	C:/Progetti/ID C:	/Proge vhdl	77	77	100.00		21	2	1 1	00.00	
/b/ist_tb			IO INTERFACE.vhd	C:/Progetti/ID C:	/Proge vhdl	76	76	100.00		65	63	2	95.38	n
> /b/dk_th 1	Խուհուսիսունուրունու	տիտանապիտանությունություն	MINRESRX2FFT OUTMux.vhd	C:/Progetti/ID C:		36	36	100.00		8	1	8 1	00.00	
DRD Input Signles     Ab/WE PREAMBLE C Int     0			Complex3Multiply.vhd	C:/Progetti/ID C:		72	68			37	3		89.19	1
♦ /b)/VE_PREAMBLE_C_Int 0 ID/00 10/00	Ĭ-120 ∫-128	[-133 ]-144	std_logic_textio.vhd	C:/Software/g C:		/2		2011		57		-	00110	
B-\$ /b/0 PREAMBLE C Int 10'60	(-120 (-120 (-34	1-135 1-13	TEST BENCH.vhd	C:/Progetti/ID C:										
A /b/START_DATA_DETECTION_INt 0								100.00					00.00	
/b/RESET_FLAG_DATARATE_READY_Int			FFT_256.vhd	C:/Progetti/ID C:/		12	12	100.00		2		2 1	00.00	
IQ Interface Output			— TEST_BENCH_pkg.vhd	C:/Progetti/ID C:/										
/b/WE_PREAMBLE_Int 0			— mti_std_logic_unsigned.vhd	C:/Software/q C:/										
Compared Annual A	(-108 (-120 (-12 (-50 (-40 (-34		- FFT_256_pkg.vhd	C:/Progetti/ID C:/										
	L-30 L-40 L-34	(-21 -13	— mti_numeric_std.vhd	C:/Software/q C:/	/Softw vhdl									
/bj/END_COUNT_Int			DATARATE_DETECTOR.vhd	C:/Progetti/ID C:/	/Proge vhdl	1	1	100.00						
- FFT input/Output			FSM TB.vhd	C:/Progetti/ID C:	/Proge vhd									
/bj/Start_FFT_OUT_Int 0			mti_std_logic_arith.vhd	C:/Software/g C:/										
/bb/FFT_Vald_OUT_Int			- FFT.vhd	C:/Progetti/ID C:		37	33	89,19		21	18	8	85.71	1
Control      Control     Contro     Contro     Control     Control     Control     Control     C			DATARATE COMPUTATION.vhd	C:/Progetti/ID C:		118		100.00		113	109		96.46	
COULT 10000     COULT     SUBJECT 1 256 U0/L IN	394 388 380	[378 [370	MINRESRX2FFT BTFSELvhd	C:/Progetti/ID C:/		94		100.00		113	10:		00.00	
(b)DATARATE DETECTOR_U0(FFT_256_U0)0_IN     10h000     100	30E 308 30E					94	94	100.00		14	1.	- I	00.00	
00000 00000 00000 00000 00000 00000 0000			- I_SAMPLES.vhd	C:/Progetti/ID C:/										_
			- MINRESRX2FFT_MEMORY.vhd	C:/Progetti/ID C:/		154	154	100.00		50	50	0 1	00.00	
DRD Output			- TB.vhd	C:/Progetti/ID C:/										
/bb/DATARATE_READY_Int			— Standard.vhd	C:/Software/q C:/										
			— MINRESRX2FFT_MEMSEL.vhd	C:/Progetti/ID C:/	/Proge vhdl	56	56	100.00		13	1	3 1	00.00	
Comparing and the second interval and the second and the seco			DATARATE_DETECTOR_FSM.vhd	C:/Progetti/ID C:/	/Proge vhdl	59	57	96.61		35	3	4	97.14	
Constants			O SAMPES.vhd	C:/Progetti/ID C:/									-	
Mb/select Resolution Int			MINRESRX2FFT CTRL.vhd	C:/Progetti/ID C:		366	345	94,26		65	5	7	87.69	1
D-> Nb/SELECT_INFUT_Int 200 D			WE PREAMBLE.vhd	C:/Progetti/ID C:		500	515	5 1120	-	00		·	0/100	-
/b/SUPPRESS_CARRIER_int			textio.vhd	C:/Software/g C:										
■-◇ /bj/HR_FBIN_Int 12/d500 500														
			- 🔐 stdlogic.vhd	C:/Software/q C:/										-
			<ul> <li>— SimpleDualPortRAM_generic.vhd</li> </ul>	C:/Progetti/ID C:/		6	6	100.00		4			00.00	
			TWDLROM.vhd	C:/Progetti/ID C:/	/Proge vhdl	124	110	88.71		52	4	6	88.46	

Date: /// 24 Ref: Template: 83230347-DOC-TAS-EN-007

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



# PROS AND CONS

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



## **PROS AND CONS**

///The designer's experience has a key role

///A good architecture results in better generated code and better performances (timing, resources)

## ///Pros

- I Low learning curve (SIMULINK)
- I Low development time
  - Graphical representation
- The debug is faster
  - Automatic data representation conversion from binary to decimal
  - Test vectors generation, simulation and check are performed in the same environment
  - Quantization, rounding modes, hierarchy of an entire FPGA can be changed only updating a script

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



# **PROS AND CONS**

## ///Cons

- I DSP blocks like FFT and IFFT generate (too) many files
  - 1024-Points streaming FFT generates more than 100 files
- I Even if is possible to reduce the number of generated signals, there are many "un-necessary" signals which are instantiated
- I HDL Coder doesn't permit to insert attributes (useful for TMR)
- / The are still small bugs in code generation which have to be managed by the designer
- For example "Data Type Conversion" which inserts spurious multiplexer

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



# CONCLUSIONS

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



## CONCLUSIONS

///The presented design flow is used also for designing entire FPGAs (ex. OBP)

- I The same code is mapped in different technologies for Bread Boarding activities
  - Xilinx Virtex 6
  - Xilinx RFSoC ZU28DR (ZCU111 Board)
  - Microsemi Polarfire MPF300
  - Microsemi Polarfire RTPF500

///A single designer can design and manage several FPGAs

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space



# **THANK YOU!**

roberto.romanato@thalesaleniaspace.com

Date: /// 30 Ref: Template: 83230347-DOC-TAS-EN-007

### PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2019 Thales Alenia Space

