

High Speed Controller (HSC) a GaN ready single chip dc-dc controller

Authors: Mai Tuan Dat ¹, Marc Fossion ¹

Co-authors: Jef Thone ², Mike Wens ²

¹Thales Alenia Space in Belgium, Charleroi/Leuven, Belgium

²MinDCet NV, Researchpark Haasrode, 3001 Leuven, Belgium



PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space.

© 2025 Thales Alenia Space All right reserved

HSC

a lot more than a “PWM controller”

➔ Swiss knife for dc-dc designer



Several Band gap voltage reference: segregation regulation & protection

Protections:

- OVER-VOLTAGE & UNDER-VOLTAGE
- OVER-CURRENT
- OVER-TEMPERATURE: 2X EXTERNAL & 1 INTERNAL

HF signals to cross galvanic barrier

- OPTO-COUPLEDERS ➔ 20MHZ ULTRA COMPACT TRANSFORMERS
- 2X ALARMS + 1X PWM

RC Oscillator + ext. Sync input

VCO ➔ LLC variable Switching freq. converter

Soft Start

Bus undervoltage lock out (UVLO)

Auto-restart with HICCUP / TC on & TC off control.

Power requirement < 30mA / 5V

No need for additional active control / monitoring devices whatever the dc-dc type.

HSC High voltage features

/// Capable to control complex topologies

- › Phase shifted full bridge
- › SMART: ZVS buck + ZVS push-pull
- › LLC: half bridge or full bridge

Half-bridge GaN →
new dc-dc topologies
& higher speed

/// Ready for MHz switching GaN HEMT technology

- › On chip oscillator
- › High BW current sensing amplifier
- › High speed PWM comparator
- › Current leading edge blanking function

/// Multiple regulation/control schemes

- › Current average mode
- › Current peak mode + slope compensation & edge blanking
- › New PVCC peak & valley current control

HSC High voltage features

/// High voltage transistors used & managed such as to be tolerant to radiations

➔ **Nothing (no discrete semiconductor) else required in dc-dc design than power devices**

OK for power diodes & transistors, Mosfet or GaN

/// **Connection to Vbus**


Up to +70V

/// **High voltage drop / low current linear regulator to enable supply of ...**

- Startup of the dc-dc
- Holding of the On/Off status of the dc-dc
- Bus under-voltage protection & over T° protection

/// **Current sensing on a shunt in the hot Vbus line**


- Double differential amplifier with very high common mode.



HSC Failure mode management through physical segregation

Regulation & protection may not share an element potentially leading to simultaneous failure

- /// Regulation
- /// Band-gap
- /// OSC + PWM
- /// Current sense




- /// High voltage drop bootstrap supply
- /// Band-gap
- /// Protections

Physical rupture of the mono-crystalline wafer due to defect or crack at edges during dicing.




Physical split: 1/3 left & 2/3 right

Each side → bandgap



2. Current Control Loops




ACC

Average Current Control [2]

- ✓ Much used on spacecraft PF with symmetrical sawtooth

Slide reprint from:
AVERAGE CURRENT CONTROL WITH ASYMMETRICAL SAWTOOTH OR PEAK CURRENT CONTROL

Christophe Delepaut,
Hadrien Carbonnier
ESPC 03/10/2019



PCC

Peak Current Control [1]

- ✓ Sawtooth called compensation ramp
- ✓ Much used for terrestrial applications

[2] "PWM Conductance Control", D. O'Sullivan, H. Spruyt, A. Crausaz, IEEE Power Electronics Specialists Conference, Kyoto, Japan, 11-14 April 1988



[1] "Simple Switching Control Method Changes Power Converter Into a Current Source", C. W. Deisch, IEEE Power Electronics Specialists Conference, Syracuse, New York, 13-15 June 1978

PEAK & VALLEY CURRENT CONTROL SCHEME

Higher closed loop BW $\sim 2x$

Average current control with single sawtooth & single comparator

- ➔ limited loop gain (stability)
- ➔ limited closed loop BW



New implementation requires 2 sawtooth & 2 comparators + set / reset logic


- ➔ loop gain increase without stability issues

Fig. 9. Symmetrical sawtooth or upper and lower compensation ramps


Average Current Control with Symmetrical Sawtooth or Peak and Valley Current Control
Christophe Delepaut & Hadrien Carbonnier ESTEC, ESA

PVCC Lab testing


CoB HSC-r2a




GaN evaluation board



Switching frequency 100kHz
 V_{in} 28V +/- 20%
 Duty cycle 10..90%



PVCC



HSC Heavy ion tests

Design methodology that consist of systematic 1,2pC charge injection on each junction of the circuit offers a strong guarantee to get true robustness against transient heavy ion effects

/// Band-gaps

- Stable behavior: no transients, no turn-off

/// Fast comparators

- No toggle, no jitter: even the CBC & PWM comparators do not show any SET although not duplicated

/// Slow comparators

- No undesired toggles
- The comparator redundancy perfectly plays its role of masking the some transients seen on single branches.

/// OpAmp

- Minor transients seen on high bandwidth current amplifier

/// Regulators



- No effects

/// Logic, dead-time, master clock oscillator

- Fully immune no effects.

/// Isolated transmission through transformers (instead of optocouplers) & 20MHz ring oscillator

- No toggle, no jitter



Latchup free ! & 60krad TiD

HSC Packaging & screening tests


Ready & sized for N x1000 parts

/// Plastic BGA

- › 11 x 11 balls / pitch 1.27mm
- › Size 15 x 15 x 2 mm
- › 2 dies + resistors & decoupling capacitors






- Fully automated robotic handling
- 3T° → -40°C, room & +125°C electrical parameters verification
- Pre-heat / cool roulette
- CCD camera serial number reading
- JEDEC tray in, tray out
(pass/fail in separate trays)




HSC Product construction time line

Return of experience from
20 years TAS-be dc-dc
designs included



MINDCET.
Custom
Integrated Power
Management
Solutions

= IC design house
+ characterization &
volume production testing
Commercialization



- /// HSC-run1: Fonctionnal validation in real dc-dc applications
Characterization over T° / dose & heavy ions
- /// HSC-run2: bug fixes + new feature = PVCC

ACKNOWLEDGMENTS



AGENTSCHAP
INNOVEREN &
ONDERNEMEN

Project 2 = High Speed integrated analog dc-dc Controller for space applications = HSC-run2

ESA Contract No. 4000126321/19/NL/AF

“Integrated power switch ASIC for small dc-dc converters”

Project 1 = High Voltage Silicon for Radiation Hardened applications = HV-Si-Rad

INTERESTED

→ Contact MinDCet



David Czajkowski <david@mindcet.com>

European !!!

Export classification
« Uncontrolled »

