Discover NX Design Suite 23.5





Introduction

- Graphical User Interface
- Design Flow
- IP & Debug Tools
- Documentation
- Conclusion



Introduction









Low-End FPGA

- 35kLUTs/32kDFFs
- 💱 3Mb RAM
- ° 112 DSP
- 🚺 No HSSL
- **D** No Hard IP Processor
- Companion chip

ESCC9000 qualified



ultra 300

Mid-End FPGA

- Signature 290kLUTs/273kDFFs
- 21Mb RAM
- **896 DSP**
- 16x HSSL 12G
- ADC/DAC
- Payload
- Platform
- Sensor control
- Power control loop





High-End FPGA

- 537kLUTs/505kDFFs
- 32Mb RAM
- **°** 1344 DSP
- 1 32x HSSL 12G
- Quad-core ARM-R52 (SoC)
- Payload
- Platform













Graphical User Interface





To launch the design flow, you can:

- Use GUI
- Use NXpython (Python based tool)

The steps before launching the design flow:

- Create and configure a new project
- Add source files
- Set tool options (Synthesis, Place, Route & Bitstream Generation)
- Add constraints (IOs, timings, placement)

vx	Impulse	~ _ 0 ×
File Edit Tools Window Help		
Impulse		NX
Start	Recent	
Create New Project		
Open Project		
Learn	No Recents Projects	
Create Project from Template		
Help and Documentation		
		\$
Jupyter Utcomsole 5.4.4 Python 3.7.17 (default, Nov 14 2023, 11:13:24) Type 'copyright', 'credits' or 'license' for more info IPython 7.34.0 An enhanced Interactive Python. Type	ormation e '?' for help.	
To display information about an object, type '?' at the To display help on an object, type 'help(object)': help	he end of the object name: createProject? lp(createProject)	







To create a project from scratch:

- Create new project
- Provide a project name
- Specify project path

X			Im	pulse					^ _	οx		
File Edit Tools W	/indow H	łelp										
く Create a N	lew Pro	ject										
		2. Add Sources		Add Constraints		4. Select Devices		5. Project Sun	nmary			
Provide information	vide information about your project											
Project Name *	myProje	ct										
Path *	/home/n	xdemo/Work/examples/RIS	CV_neorv32	_test				Browse				
	🗌 Use a	s Default Project Location										
Project Description												
								ext	Cancel			





NanoXplore

• Specify top cell name

Add files

• Specify top cell library

NX		Impulse				^ _	оx
File Edit Tools Window Help							
Create a New Project							
	0 Add Sources			t Dovicoo	E Drojaat Summari		
1. Set Project information	Z. AUU SUUIC E S	J. Add Constraints		L Devices	5. Project Summary		
Specify the Sources for your project	(RTL files, netlist, Block Design, IP files,	library, script)					
Name 🔺 Location							
neorv32_xirq.vhd /home/nx	demo/Work/examples/RISCV_neorv32_	test/src/neorv32_xirq.vhd		Set Top Cell Info	rmation		
neorv32_xip.vhd /home/nx	demo/Work/examples/RISCV_neorv32_	test/src/neorv32_xip.vhd		Top Cell Name	neorv32_test_setup_approm	1	
neorv32_wishbo /home/nx	demo/Work/examples/RISCV_neorv32_	test/src/neorv32_wishbone.vhd		Top Cell Library	neorv32		
neorv32_wdt.vhd /home/nx	demo/Work/examples/RISCV_neorv32_	test/src/neorv32_wdt.vhd					
neorv32_uart.vhd /home/nx	demo/Work/examples/RISCV_neorv32_	test/src/neorv32_uart.vhd					
neorv32_twi.vhd /home/nx	demo/Work/examples/RISCV_neorv32_	test/src/neorv32_twi.vhd		Sat Daramatora	of the Top Design Entity		
neorv32_trng.vhd /home/nx	demo/Work/examples/RISCV_neorv32_	test/src/neorv32_trng.vhd		Set Parameters t			
neorv32_top.vhd /home/nx	demo/Work/examples/RISCV_neorv32_	test/src/neorv32_top.vhd			lame value		
neorv32_test_s /home/nx	demo/Work/examples/RISCV_neorv32_	test/src/neorv32_test_setup_approm.	vhd				
neorv32_sysinfo /home/nx	demo/Work/examples/RISCV_neorv32_	test/src/neorv32_sysinfo.vhd					
neorv32_spi.vhd /home/nx	demo/Work/examples/RISCV_neorv32_	test/src/neorv32_spi.vhd					
neorv32_slink.vhd /home/nx	demo/Work/examples/RISCV_neorv32_	test/src/neorv32_slink.vhd					
	dama/Mark/avamplaa/DIPO//_paaryZ0_						
Copy sources files into the Project	ct						
		Add Files	Add directories				
					Back Next > Ca	ancel	





For timing constraints, SDC or Python file (NXDC) is used.



For more details => https://nanoxplore-wiki.atlassian.net/wiki/spaces/NAN/pages/357467312/NxDesignSuite+23.5+STA





In addition to the device selection, the package can be specified.

NX			Impulse		^ _ O X					
File Edit Tools	Window Help									
🔇 Create a	a New Project									
1. Set Proj	ect Information	2. Add Sources	3. Add Constraints		5. Project Summary					
Select the Devic	e or Board for the Project									
Device	NG-ULTRA 🗸									
Package	FF-1760									
Device informati	ion Embedded ←									
Name	FF-1760									
DESCRIPTION	DN Organic Prototype 1760-pin package									
REGISTER	505344									
LUT	536928									
RAM	32256K									
RF	1480K									
CARRY	126336									
Open NG-Ultra	a DataSheet 🗸									
					Back Next → Cancel					





This window appears when project settings have been done. Then you can launch the full flow or a step of the flow.







Hierarchy Project information is generated once the synthesis has been done.



Files Hierarchy
Instance
× 🔶 ≈
V 🧧 neorv32_top_inst
neorv32_top_instlneorv32_sysinfo_inst
neorv32_top_instlneorv32_mtime_inst_true.neorv32_mtime_inst
neorv32_top_instlneorv32_int_imem_inst_true.neorv32_int_imem_inst
neorv32_top_instlneorv32_int_dmem_inst_true.neorv32_int_dmem_inst
neorv32_top_instlneorv32_gpio_inst_true.neorv32_gpio_inst
reorv32_top_instlneorv32_cpu_inst
neorv32_top_instlneorv32_cpu_instlneorv32_cpu_regfile_inst
neorv32_top_instlneorv32_cpu_instlneorv32_cpu_control_inst
neorv32_top_instIneorv32_cpu_instIneorv32_cpu_control_instIprefetch_buffer[1].prefetch_buffer_inst
neorv32_top_instlneorv32_cpu_instlneorv32_cpu_control_instlprefetch_buffer[0].prefetch_buffer_inst
neorv32_top_instlneorv32_cpu_instlneorv32_cpu_control_instlneorv32_cpu_decompressor_inst_true.ne
neorv32_top_instlneorv32_cpu_instlneorv32_cpu_bus_inst
neorv32_top_instlneorv32_cpu_instlneorv32_cpu_alu_inst
neorv32_top_instlneorv32_cpu_instlneorv32_cpu_alu_instlneorv32_cpu_cp_shifter_inst
neorv32_top_instlneorv32_cpu_instlneorv32_cpu_alu_instlneorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_alu_instlneorv32_cpu_a
neorv32_top_instlneorv32_busswitch_inst
neorv32_top_instlneorv32_bus_keeper_inst

Widgets – Flow Navigator & Reports

Flow Navigator

Project		
SYNTHESIS		7
Complete	converting-a	
	🕺 💾 Run a sub step 👌	Start Synthesis step 1/3
	Run Synthesis	Start Synthesis step 2/3
	Generate Netlist	Start Synthesis step 3/3
PLACE	🕜 🛛 Run a STA	
Complete	squading-auto.nym	
☑ 5/5 ^(N) 0/0	00:02:21	
ROUTE	=	
Complete	routing-auto.nym	
☑ 3/3 Š 0/0	00:04:18	
Nun complete Impulse Design f	Flow	
BITSTREAM		

Reports







You can « Edit files » in Impulse

neorv32_test_setup_approm.vhd	X neorv32_top.vhd X	
<pre>neorv32_test_setup_approm.vhd 37 # The NEORV32 Processor - http 38 ##################################</pre>	<pre>x neor32_topvhd x us;//github.com/stnolting/meor432 (c) Stephan Nolting # ###################################</pre>	
74 FASI_SHIFI_EN 75 CPU_CNT_WIDTH 76 CPU_IPB_ENTRIES 77 78 Physical Memory Protection 70 BMD NUM RECTONS	<pre>: bootean := fatse; use barret shifter for shifter for shifter operations : natural := 64; total width of CPU cycle and instret counters (064) : natural := 2; entries in instruction prefetch buffer, has to be a power of 2, min 2 in (PMP)</pre>	
79 PMP_NUM_REGIONS 80 PMP_MIN_GRANULARITY /home/nxdemo/Work/examples/RISCV_peory32_tes	<pre>: natural := 0; number of regions (016) : natural := 4; minimal region granularity in bytes, has to be a power of 2, min 4 bytes st/src/neory32 top.yhd</pre>	





In **Python Console** you can:

- Launch NXpython commands
- Execute a NXpython script

In **Messages** field you can check at each step generated:

Project Initialisation (6) Infos (0) Warnings (0) Errors

(364) Infos (31) Warnings (0) Errors

(359) Infos (0) Warnings (0) Errors (52) Infos (0) Warnings (0) Errors

Log

Synthesis

Python Console Messages (812)

Place

Route

- Information
- Warnings
- Errors







On Impulse interface, the widgets on the left gives you access to:

- Project Settings
- NXcore IP Catalog
- IOs Configuration
- STA Constraints Editor
- Floorplan Viewer
- STA Manager







Depending on the step in the flow, it is possible to modify the project settings

- Update options
- Add generic parameters







The IP Catalog shows the list of IPs available for a specific device. In this case the device concerned is NG-ULTRA.







project

Constraints Editor

Floorplan

(

Manager

Depending on the step in the flow, you can update the ring configuration for:

	Q Filters ∨ S	Search						
Ë	HDL Name					Weak Termination	SlewRate	
ל	clk_i	IOB5_	D09P	LVCMOS	2mA	PullUp	Medium	
¢	gpio_o[0]	IOB7_I	D16	LVCMOS	2mA	PullUp	Medium	
	gpio_o[1]	IOB7_I	D17	LVCMOS	2mA	PullUp	Medium	
	gpio_o[2]	IOB7_I	D18	LVCMOS	2mA	PullUp	Medium	
Ļ	gpio_o[3]	IOB7_I	D19	LVCMOS	2mA	PullUp	Medium	
	gpio_o[4]	IOB7_I	D20	LVCMOS	2mA	PullUp	Medium	
<u> </u>	gpio_o[5]	IOB7_I	D21	LVCMOS	2mA	PullUp	Medium	
	gpio_o[6]	IOB7_I	D22	LVCMOS	2mA	PullUp	Medium	
	gpio_o[7]	IOB7_I	D23	LVCMOS	2mA	PullUp	Medium	
	rstn_i	IOB7_I	D01	LVCMOS	2mA	PullUp	Medium	
		يا ارە د	onfig Banks	CKG Config				
		н	Bank Nam					
		t L	1 IOB0	3.3V Di	rect			
		Ċ	2 IOB1	3.3V Di	rect			
			3 IOB10		omplex			
			4 IOB11		omplex			
			5 IOB12		omplex			
			6 IOB13	1.8V Co	omplex			
			7 IOB2	1.8V Co				
			9 IOB4	1.8V Co	omplex			
			10 IOB5		mplex			
			11 IOB6	3.3V Di				
			12 IOB7	3.3V Di				

IOs

Banks

k_i CKG4:WFG.WFG_C1





The constraints editor allows you to add or remove timing constraints

~ Clocks												
+ Create Clock (1)		Create (Clock 🪺									
+ Create Generated Clock (0)	+	Id Perio	od Rising	Falling N		Target	Origin	Origin F	ïle Name		0	rigin File Line
+ Set Clock Group (0)		1 10		"(CLK" "	getPort(clk_i)'	' "python script	" "./sub_scripts/proj	ect_constraints.py	/" 8		
~ Inputs												
+ Set Input Delay (0)												
✓ Outputs												
+ Set Output Delay (0)												
✓ Exceptions												
+ Set Multicycle Path (I)												
+ Set Faise Path (I)												
+ Set Max Delay (0)												
+ Set Min Delay (0)												
 Set Case Analysis (0) 												
All Project Constraints												Constraint:
		Nx De	sign Con								Origin	
1 createClock(name = "CLK", period = 1	10, target	= "getPort(clk_i)")					python scr	ipt, ./sub_scripts/j	project_constraints.py:{	8	
2 setFalsePath(source = "getPort(rstn	_i)", targe	t = "getReç	jisters(.*)	")				python scr	ipt, ./sub_scripts/j	project_constraints.py:	9	





You can modify timing constraints before STA launch.

- Create a clock
- Remove a constraint



The constraint in python is available and you can copy it in a NXpython script.

All	Project Constraints			D Remove all Constraints	? Help 🗸
ld	Nx Design Constraint		Origin		
1	createClock(name = "CLK", period = 10, target = "getPort(clk_i)")	python script, ./sub_scripts/project_constraints.py:8			
2	setFalsePath(source = "getPort(rstn_i)", target = "getRegisters(.*)")	python script, ./sub_scripts/project_constraints.py:9			
3	setMulticyclePath(pathMultiplier = 4, source = "getRegisters(neorv32_top_instIrstn_int_reg)", target = "getRegisters(.*)")	python script, ./sub_scripts/project_constraints.py:10			
	Remove Constraints from Proje	ct Del			
	Copy Python Command(s)	Ctrl+C			





In STA Manager you can:

- Schedule STA after each step.
 Therefore, STA can be launched after
 - Synthesis
 - Place
 - o Route
- Specify the STA conditions
 - $_{\circ}$ Worst Case
 - \circ Typical
 - Best Case







You can schedule as many STAs as you want through the GUI.

STA Manager X			
New STA Reset	Schedule		•
Conditions: Worst Case : 125°C and 0.95V Typical : 25°C and 1.00V Best Case : -40°C and 1.05V Maximum number of Violating Paths to be reported: 30 Maximum Slack: 100.000 Use max value Launch Now	Post SYNTHESIS X	Post PLACE X S Conditions: typical, worstcase T Maximum number of Violating Paths: 20 A Maximum Slack: 100 E Conditions: worstcase T Maximum number of Violating Paths: 10 A Maximum number of Violating Paths: 10 A Maximum Slack: 50	Post ROUTE X S Conditions: worstcase T Maximum number of Violating Paths: 30 A Maximum Slack: 100
 □ Post Synthesis □ Post Place □ Post Route ■ Schedule STA 	X S Conditions: bestcase, typical, worstcase T Maximum number of Violating Paths: 30 A Maximum Slack: 50		







Through the floorplan viewer you can:

- Set global Aperture
- Create/Edit Regions
- View Nets
- View Instances
- View Paths
- View interconnexions between regions
- Display the routing Congestion Map

	Floorplan X	
.	Command 🕐 None-	
Project		
	ี่ ป	
	\odot	0
	<	۲
IP	>	
·	\sim	_
I/O	Q	•
R	ئ	
Constraints		
Editor		
(1)		
Floorplan		
44		
\sim		
STA		
Manager		













	Floorplan X											
			Tools									ď×
			Region									
£	l n	◙.	General	Options								
\odot		ο	Region	/Obstruct	tion .*							
			Module	e/Cluster								
								TILEs				RF
										1382(0.27%)		0((
~				A								
				<u> </u>								
							38x36		651(16.95%)	173(4.51%)		
•		•										
~					neorv32_cpu_alu_R	37x38 w:2 h:1	38x38		111(14.45%)	39(5.08%)	2(4.17%)	0((
					neorv32_cpu_alu_M							
5					neorv32_cpu_regfile_R						26(7.74%)	
_					neorv32_cpu_regfile_M							
					neorv32_cpu_control_R				2484(46.21%)	665(12.37%)	50(14.88%)	
				A	neorv32_cpu_control_M							
_					neorv32_cpu_R	34x36 w:7 h:5	40x36		154(1.91%)	103(1.28%)	0(0.00%)	0((
					neorv32_cpu_M				154			
					neorv32_busswitch_R	41x32 w:1 h:1	41x32		18(4.69%)	8(2.08%)	0(0.00%)	
					neorv32_busswitch_M							
					neorv32_bus_keeper_R	40x32 w:1 h:1	40x32		21(5.47%)	12(3.13%)	0(0.00%)	0((
					neorv32_bus_keeper_M							
					neorv32_imem_R	41x38 w:1 h:1	41x38		36(9.38%)	32(8.33%)	0(0.00%)	
					neorv32_imem_M				36	32		
			Ŧ								Select All	Ð
			Selection									
TILE	[42x40]		Logic Co	ne Manag	ger							





	Floorplan	×				
•	Command	Select nets By Plane, Type Any, S	Scope 🔲 Anv- Quality 📕 Anv- Driver	r Anv- Sector Anv		Tools d'>
* ` *					×	Region
f		Default				Selection
\odot		None			0	Combine 📲 Replace. Select 🗮 Single. Count: 6071 Selected: 1
<		Selection				ID .* → X Name .* → X Details V
> < > & o o o		Select nets Select instances Select paths Select paths Edition Edit aperture Edit focus			 • •<	D Name 1770 neorv32_top_inst neorv32_cpu_inst rs1[26] 1771 neorv32_top_inst neorv32_crv32_cpu_control_inst n783 1772 neorv32_top_inst neorv32e.neorv32_mtime_inst n525 1773 neorv32_top_inst neorv32_c32_cpu_cp_muldiv_inst n104 1774 LOGIC n4471 1775 neorv32_top_inst neorv32_cc neorv32_cpu_alu_inst n186 1776 LOGIC n5218 1777 LOGIC n6737 1779 neorv32_top_inst neorv32_grue.neorv32_gpio_inst n238 1780 LOGIC n4341
						<pre>ID: 1/70 Name: neorv32_top_inst neorv32_cpu_inst rs1[26] Fanout: 11 2 instances of module neorv32_cpu_alu_M in region neorv32_cpu_alu_R 1 instance of module neorv32_cpu_regfile_M in region neorv32_cpu_regfile_R 6 instances of module neorv32_cpu_control_M in region neorv32_cpu_control_R 3 instances of module neorv32_cpu_control_M in region neorv32_cpu_control_R</pre>
						Logic Cone Manager





	Floorplan	×									_								
	Command		By Plane		Anv-							Tools							ď×
- ¦≁	[*	Region							
£		Def	ault									Selection							
\odot		No	ne		BEES F							Combine 🧧 🖻	eplace- Select	st 🔳 Single	Count: 9404 Selected: 1				Locking ⊲
<		Selec	ction									ID _*		'pe*			Name .*		Details∇
5		.fh										ID	Type 🔺 Loc	ocation	Name				
1		Select note	Selectinstances									9403	LUT		neorv32_top_inst neorv32_cpu_	_inst neorv32_cpu	_control_inst trap_	_ctrl[env_start]]_reg~csc~lu
~		Select fields		8000								9401	LUT		neorv32_top_inst neorv32_cpu_	_inst neorv32_cpu	_control_inst ctrl_r	eg[35]~csc~l	ut
			\geq									9399	LUT		neorv32_top_inst neorv32_cpu_	_inst neorv32_ct	execute_engine_I	reg[state].exe	cute~csc~lu
\sim		Select nines	Select naths									9397	LUT		neorv32_top_inst neorv32_cpu_	_inst neorv32_cp	.ntrol_inst fetch_e	ngine[restart]_	_reg~csc~lut
								internet internet				9395	LUT		neorv32_top_inst neorv32_cpu_	_inst neorv32_cp	.p_muldiv_inst ctrl	_reg[state].s_i	idle~csc~lut
Ð		Edit	tion					9999999999			•	9393	LUT		LOGIC lut_2668[D]~csc~lut				
								1				9391	LUT		neorv32_top_inst neorv32_cpu_	_inst neorv32_cp	.er[1].prefetch_bu	ffer_inst lut_42	2[D]~csc~lut
	TILE(29x38)			TILE[33x38]	TILE[34x38]	TILE (35x38)	TILE[36x38]	TILE(37x38)	TILE[38x38]	TILE[39x38]		9389	LUT		LOGIC lut_3566[D]~csc~lut				
		Edit aperture	Edit focus	and the second s								9387	LUT		neorv32_top_inst neorv32_cpu_	_inst neorv32_cp	.er[0].prefetch_bu	ffer_inst lut_41	1[D]~csc~lut
•د												9385	LUT		neorv32_top_inst neorv32_cpu_	_inst neorv32_cpu	_control_inst lut_2	9[D]~csc~lut	
		View obstructions	Edit regions																
												Name: neorv	/32_top_inst ne orv32_cnu_contro	ieorv32_cp rol M	ou_inst neorv32_cpu_control_	_inst trap_ctrl	[env_start]_reg [.]	~csc~lut	
									(D)Dravano	DEDICINGUENCO		Region: neo	orv32_cpu_contro	rol_R					
	Įi											Location: T	ILE[36x38]:S3.	3.LUT65					
												Equation: 0) <= I1						
												I1: neorv32	top inst neor	orv32 cpu	inst neorv32 cpu control ir	nst trap_ctrl[e	nv start]		
				1			1	1	1	mmm		I2: '0'							
												I3: '0'							
												0: neorv32	top inst neorv	v32 cpu i	inst neorv32 cpu control ins	st trap_ctrl[en	v start]		
_																			
=																			
												Logic Cone Ma	inager						



	Floorplan	🗙 👏 - STA M	Manager X					
•	Command	🖂 Select paths-	By 🔲 Plane+	Type 📕 Longest - Domain CLK_to_CLK	~		Tools	đ×
÷.,	· · · · · · ·		foult			*	Region	
£		De		<u> </u>			Selection	
\odot		N	one			0	Combine 🎴 Replace+ Select 🚍 Single+ Count: 10 Selected: 1	
		Sele	ection			۲	Rank .* · · X Slack .* · · X Source .*	⊢ × Target <u>*</u> ⊢ × DetailsΔ
\mathbf{x}		ch.	8 -				Source	Target
1		Select nets	Select instances				neorv32_top_inst neorv32_busswitch_inst arbiter_reg[state].idle.CK	neorv32_top_inst neorv32_mtime_inst_true.neorv32_mtime_ir
				1 / /			neorv32_top_inst neorv32_busswitch_inst arbiter_reg[state].idle.CK	neorv32_top_inst neorv32_mtime_inst_true.neorv32_mtime_ir
\sim		e					neorv32 top inst/neorv32 busswitch inst/arbiter reg[state].idle.CK	neorv32 top inst/neorv32 mtime inst true.neorv32 mtime in
		Select pipes	Select paths				neorv32_top_inst neorv32_busswitch_inst arbiter_reg[state].idle.CK	neorv32_top_inst neorv32_mtime_inst_true.neorv32_mtime_ir
€,		Edi	ition			•	neorv32_top_inst neorv32_busswitch_inst arbiter_reg[state].idle.CK	neorv32_top_inst neorv32_mtime_inst_true.neorv32_mtime_ir
				· · · · · / · · · · · · · · · · · · · ·			neorv32_top_inst neorv32_busswitch_inst arbiter_reg[state].idle.CK	neorv32_top_inst neorv32_mtime_inst_true.neorv32_mtime_ir
		Edit aperture	Edit focus				neorv32 top inst/neorv32 busswitch inst/arbiter registate].idle.CK	neorv32 top inst/neorv32 mtime inst true.neorv32 mtime in
ک							neorv32_top_inst neorv32_busswitch_inst arbiter_reg[state].idle.CK	neorv32_top_inst neorv32_mtime_inst_true.neorv32_mtime_ir
		View obstructions	Edit regions					
-								
_								
							Logic Cone Manager	





	Floorplan	×								
	0		Die Diese			Tools				đ×
$+\frac{1}{4}+$	Command	Select pipes	By Piane-		*	Region				
		Defa	ault							
ਦ		6				Selection				
0			•							
\odot		Nor	ne			Combine -	∎ Replace- Sel	iect Single. Count: /6	Selected: 1	<u></u>
<		Selec	tion			Rank .*	→ × Nets	.* ← X Source .*	⊣× Target <u>*</u> →×	Details∆
~		h dh	8 -			Rank	 Nets 	Source	Target	
1	┡━┖━┶━┷	Coloct pote		┶╌┖╌┟╴┟╴┟╴┠╴┣ <mark>╸╬</mark> ━┛╹╴╿╴╎╴╎╴		76	130	REG1_R	neorv32_mtime_R	
~		Select nets	Select Instances			75	43	REG1_R	neorv32_gpio_R	
			\geq			74	44	REG1_R	neorv32_dmem_R	
\sim		Select nines	Select naths			73	92	REG1_R	neorv32_imem_R	
						72	8	REG1_R	neorv32_busswitch_R	
•		Editi	lion			71	2	REG1_R	neorv32_cpu_R	
_						70	1353	REG1_R	neorv32_cpu_control_R	
●						69	2	neorv32_sysinfo_R	neorv32_bus_keeper_R	
5		Edit aperture	Edit focus			ⁱ 68	5	neorv32_sysinfo_R	neorv32_cpu_R	
						67	11	neorv32_sysinfo_R	neorv32_cpu_control_R	
		View obstructions	Editrogione			66	4	neorv32_mtime_R	neorv32_gpio_R	
		view obstructions	Edit regions			65	1	neorv32_mtime_R	neorv32_imem_R	
	┣━┖━┶━┶					64	2	neorv32_mtime_R	neorv32_bus_keeper_R	
						63	1	neorv32_mtime_R	neorv32_busswitch_R	
						62	11	neorv32_mtime_R	neorv32_cpu_R	
				│ │ ┃ │ │ │ │ ┝ ╞═┃ │ │ │ │ │		61	121	neorv32_mtime_R	neorv32_cpu_control_R	
						60	1	neorv32_gpio_R	neorv32_sysinfo_R	
						59	1	neorv32_gpio_R	neorv32_mtime_R	
						58	2	neorv32_gpio_R	neorv32_bus_keeper_R	
_						57	1	neorv32_gpio_R	neorv32_busswitch_R	
_						56	11	neorv32_gpio_R	neorv32_cpu_R	
_						55	39	neorv32_gpio_R	neorv32_cpu_control_R	
=						54	8	neorv32 gpio R	~	
						Logic Cone	Manager			



Synthesis





FPGA synthesis is the process of converting a design into Netlist. From HDL code (VHDL, Verilog, etc.) to dedicated resources into FPGA.







• Logs

o general.log : contains all messages printed during the Synthesis step

• Reports

hierarchy.rpt : Reports the hierarchy of the design
constraints.rpt : Reports the unused constraints and the constraints that were not applied
memories.rpt : Reports the information about memories used in the design
operators.rpt : Reports all operators (adder, subtractor, multiplier, comparator...) used in the design

• You can generate at synthesis stage:

• Netlist in VHDL or Verilog

All synthesis steps are saved in different .nym files which could be loaded by the GUI and Nxpython method.





The design resources is available after Synthesis.

You can find design resources information in general.log.

Reporting instances a	t state 'Synthesize	d': +	•	.	+	L	+		· · · · · · · · · · · · · · · · · · ·	+		+
 4-LUT 	 DFF 	 Xlut 	1 - bit Carry 	Register file block	Cross domain clock	Clock Buffer	Clock switch	Digital signal processor	Memory block 	 WFG 	PLL	 GCK
+	+ 1377/505344 (1%) +	+ 0/31584 (0%) +	- 531/126336 (1%) +	4/2632 (1%)	0/2632 (0%) +	0	0/5264 (0%) ++	0/1344 (0%)	 +	0/70 (0%) +	0/7 (0%) 	0/160 (0%) +





The design hierarchy is available after Synthesis.

HDL Modules Hierarchy Detail	Files Hierarchy
	Instance
<pre>~ neorv32_test_setup_approm [~] Resources: NX_LUT : 3587 NX_DFF : 1377 NX_CY : 142 NX_RFB_U : 2 NX_RAM : 4 NX_IOB : 10 NX_BFR : 19 NX_WFG_U : 1 ~ -> neorv32#neorv32_top(X8381227E) [neorv32_top_inst] -> Resources: -> NX_LUT : 2546 -> NX_DFF : 1377 -> NX_CY : 142 -> NX_RFB_U : 2</pre>	 neorv32_top_inst neorv32_top_instlneorv32_sysinfo_inst neorv32_top_instlneorv32_mtime_inst_true.neorv32_mtime_inst neorv32_top_instlneorv32_int_imem_inst_true.neorv32_int_imem_inst neorv32_top_instlneorv32_int_dmem_inst_true.neorv32_int_dmem_inst neorv32_top_instlneorv32_gpio_inst_true.neorv32_gpio_inst neorv32_top_instlneorv32_cpu_inst neorv32_top_instlneorv32_cpu_inst neorv32_top_instlneorv32_cpu_instlneorv32_cpu_regfile_inst neorv32_top_instlneorv32_cpu_instlneorv32_cpu_control_inst neorv32_top_instlneorv32_cpu_instlneorv32_cpu_bus_inst
-> NA_NAM . 4	> noorv32 top instlaoonv32 cpu instlaoorv32 cpu alu inst




Detailed info of each **operator**.

Operators (8) Operators Mapp	bing (21) Notifications (0)	
Q Search		
Name LessThan_32u_32u Instances (2) 		
Name LessThan_cmp_lo_ge LessThan_cmp_hi_gt 	File Origin /src/neorv32_mtime.vhd /src/neorv32_mtime.vhd	Line Origin 196 198
 Lessinan_33u_33u Instances (1) 		
Name 【 LessThan_cmp_o ✓ add_2u_2u √ Instances (3)	File Origin /src/neorv32_cpu_alu.vhd	104
Name add_L113 add_L119	File Origin /src/neorv32_fifo.vhd /src/neorv32_fifo.vhd	Line Origin 113 119
 add_level_diff add_4u_4u Instances (1) 	/src/neorv32_fifo.vhd	132
Name add_L179	File Ofigin /src/neorv32_bus_keeper.vhd	Line Origin 179





Detailed info of each **memory**.

Μ	lem (17)	Mem Mapped (5)	Notifications (0)							
2	Search									
Na	ime			Туре	Depth	Width	Instance Name	Read Type	Async	Generated
∼ne ∼F	orv32#neo Ports (2)	orv32_cpu_regfile()	X5BDBBAD2)_reg_file	Ram	32	32	reg_file	ReadAfterWrite	false	true
	Addr Size			Din Size	Dout Size	Dout Type	ld	Wr		
	5			32	32	RS	0	true		
	5			0	32	RS	1	false		

- Memory Cells analysis

HDL 'neorv32#neorv32_cpu_regfile(X5BDBBAD2)_reg_file' Raw description seems to be 'Read after Write' Physical implementation in RF/RAM may not follow it exactly without additional logic

Ram 'neorv32#neorv32_cpu_regfile(X5BDBBAD2)_reg_file' Analysis:

```
Port 0 :

Slc Size: 0

Addr Size: 5

Din Size: 32 (W)

Dout Size: 32 (RS)

Port 1 :

Slc Size: 0

Addr Size: 5

Din Size: 0

Dout Size: 32 (RS)

Array Depth 32

Array Width 32
```





You can **force mapping** in specific resources







The floorplan view of same **operator cell** mapped into different resources.

Adder mapped into CY



Adder mapped into DSP



Adder mapped into LUT







The floorplan view of **memory cell** mapped into different resources.



RAM mapped into RF

RAM mapped into DFF

RAM mapped into RAM block



© 2024 Nanoxplore SAS Company Confidential





Post-synthesis STA is done at the end of synthesis

This static timing analysis helps to know if the frequency requested can be reached.

ary or D			+		+			+			+			
	Dor	main	Freq	quency	l	Hold/Removal :	Summary	Setup/Recovery Sur						
Sou	urce	Target	Required	Actual	Slack	Minimum Data Arrival Time	Minimum Required Relationship	Slack	Maximum Data Arrival Time	Maximum Requi: Relationship	red p			
clk25m (clk25m ((Falling) (Rising)	clk25m (Rising) clk25m (Falling)	– –	- 38.703 MHz	15.165ns 14.310ns	2.246ns 1.391ns	-12.919ns -12.919ns	9.323ns 0ps	3.596ns 12.919ns	12.91 12.91	9ns 9ns			
CIK25m ((Rising)	clk25m (Rising)	-	-	1 787ps	787ps +	Ups +	10.945ns +	14.893ns ++-	25.83	8ns +			
Total			 								3 +			
Total rting lo: + No.	ongest patl 	hs for DOMAIN_clk25; +	 + m_to_clk25m	Source	· 		 	Targe		Data Delay	3 + Clock Skew	+	Depth	+
Total 	ongest patl 	hs for DOMAIN_clk25; + + Pin: inst_AHBLite	 + m_to_clk25m 	Source	sterstage_0	SDATASELInt_re		Targe CoreMemCtr	t l iSRAMWEN_reg.I	Data Delay Data Delay 12.682ns	3 + Clock Skew -10ps	++ Setup/Recovery ++ 227ps	Depth 14	+ +
Total + No. + No. 1 2	ongest patl 	hs for DOMAIN_clk25; +	n_to_clk25m AHBLite_0 n AHBLite_0 r	Source matrix4x16 ma: matrix4x16 ma:	sterstage_0	SDATASELInt_re	g[4].CK Pin: inst g[5].CK Pin: inst	Targe CoreMemCtr CoreMemCtr	t l iSRAMWEN_reg.I l iSRAMWEN_reg.I	Data Delay Data Delay 12.682ns 12.668ns	3 + Clock Skew -10ps -10ps	++ Setup/Recovery ++ 227ps 227ps	Depth 14 14	+ +
Total rting lo: + No. + 1 2 3	ongest pati Slack Ops 14ps 80ps	hs for DOMAIN_clk25; +	 + AHBLite_0 r AHBLite_0 r AHBLite_0 r	Source matrix4x16 ma: matrix4x16 ma: matrix4x16 ma:	sterstage_0 sterstage_0 sterstage_0	SDATASELInt_re SDATASELInt_re SDATASELInt_re	g[4].CK Pin: inst g[5].CK Pin: inst g[6].CK Pin: inst	Targe CoreMemCtr CoreMemCtr CoreMemCtr	t l iSRAMWEN_reg.I l iSRAMWEN_reg.I l iSRAMWEN_reg.I	Data Delay 12.682ns 12.668ns 12.602ns	3 + Clock Skew -10ps -10ps -10ps	Setup/Recovery 227ps 227ps 227ps 227ps	Depth 14 14 14	+ +
Total rting lo: + No. + 1 2 3 4 5	Dngest path Slack Ops 14ps 80ps 97ps	hs for DOMAIN_clk25; + Pin: inst_AHBLite Pin: inst_AHBLite Pin: inst_AHBLite Pin: inst_AHBLite	AHBLite_0 r AHBLite_0 r AHBLite_0 r AHBLite_0 r AHBLite_0 r	Source matrix4x16 ma matrix4x16 ma matrix4x16 ma matrix4x16 ma	sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0	SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re	g[4].CK Pin: inst g[5].CK Pin: inst g[6].CK Pin: inst g[7].CK Pin: inst	Targe CoreMemCtr CoreMemCtr CoreMemCtr	t l iSRAMWEN_reg.I l iSRAMWEN_reg.I l iSRAMWEN_reg.I l iSRAMWEN_reg.I	Data Delay 12.682ns 12.668ns 12.602ns 12.585ns	3 + Clock Skew -10ps -10ps -10ps -10ps	Setup/Recovery 227ps 227ps 227ps 227ps 227ps	Depth 14 14 14 14	+ +
Total + No. + 1 2 3 4 5 6	ongest pat) Slack Ops 14ps 80ps 97ps 1.04lps	hs for DOMAIN_clk25; +	AHBLite_0 r AHBLite_0 r AHBLite_0 r AHBLite_0 r AHBLite_0 r AHBLite_0 r	Source matrix4x16 ma matrix4x16 ma matrix4x16 ma matrix4x16 ma matrix4x16 ma	sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0	SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re	g[4].CK Pin: inst g[5].CK Pin: inst g[6].CK Pin: inst g[7].CK Pin: inst g[1].CK Pin: inst	Targe CoreMemCtr CoreMemCtr CoreMemCtr CoreMemCtr	t iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.I	Data Delay 12.682ns 12.668ns 12.602ns 12.585ns 11.641ns 11.641ns	3 + Clock Skew -10ps -10ps -10ps -10ps -10ps	<pre> Setup/Recovery 227ps 227ps 227ps 227ps 227ps 227ps 227ps 227ps 227ps 227ps </pre>	Depth 14 14 14 14 13	+ +
Total + No. 2 3 4 5 6 7	ongest pat) Slack Ops 14ps 80ps 97ps 1.04lns 1.04lns 1.05ps	hs for DOMAIN_clk25; 	AHBLite_0 r AHBLite_0 r AHBLite_0 r AHBLite_0 r AHBLite_0 r AHBLite_0 r AHBLite_0 r	Source matrix4x16 ma matrix4x16 ma matrix4x16 ma matrix4x16 ma matrix4x16 ma matrix4x16 ma	sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0	SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re	g[4].CK Pin: inst g[5].CK Pin: inst g[6].CK Pin: inst g[7].CK Pin: inst g[1].CK Pin: inst g[1].CK Pin: inst g[2].CK Pin: inst	Targe CoreMemCtr CoreMemCtr CoreMemCtr CoreMemCtr CoreMemCtr	L iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.T	Data Delay 12.682ns 12.668ns 12.602ns 12.602ns 12.585ns 11.641ns 11.641ns 11.627ns	3 + Clock Skew -10ps -10ps -10ps -10ps -10ps -10ps	<pre> Setup/Recovery 227ps 227ps </pre>	Depth 14 14 14 14 13 13	+ +
Total + No. 2 3 4 5 6 7 8	ongest pat) Slack Ops 14ps 80ps 97ps 1.04lns 1.04lns 1.055ns 1.107ps	hs for DOMAIN_clk25	AHBLite_0 r AHBLite_0 r	Source matrix4x16 ma: matrix4x16 ma: matrix4x16 ma: matrix4x16 ma: matrix4x16 ma: matrix4x16 ma:	sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0	SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re	g[4].CK Pin: inst g[5].CK Pin: inst g[6].CK Pin: inst g[7].CK Pin: inst g[1].CK Pin: inst g[1].CK Pin: inst g[2].CK Pin: inst	Targe CoreMemCtr CoreMemCtr CoreMemCtr CoreMemCtr CoreMemCtr CoreMemCtr CoreMemCtr	L iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.I iSRAMWEN_reg.I	<pre> Data Delay 12.682ns 12.668ns 12.602ns 12.585ns 11.641ns 11.641ns 11.627ns 11.575ns </pre>	3 + Clock Skew -10ps -10ps -10ps -10ps -10ps -10ps -10ps -10ps	<pre> Setup/Recovery 227ps 227ps </pre>	Depth 14 14 14 13 13 13 13	+
Total + No. + 1 2 3 4 5 6 7 8 9	ongest pat) Slack Ops 14ps 80ps 97ps 1.04lns 1.04lns 1.055ns 1.107ns 1.107ns	hs for DOMAIN_clk25	 + AHBLite_0 r AHBLite_0 r	Source matrix4x16 ma: matrix4x16 ma: matrix4x16 ma: matrix4x16 ma: matrix4x16 ma: matrix4x16 ma: matrix4x16 ma:	sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0 sterstage_0	SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re SDATASELInt_re	g[4].CK Pin: inst g[5].CK Pin: inst g[6].CK Pin: inst g[1].CK Pin: inst g[1].CK Pin: inst g[2].CK Pin: inst g[2].CK Pin: inst g[4].CK Pin: inst	Targe CoreMemCtr CoreMemCtr CoreMemCtr CoreMemCtr CoreMemCtr CoreMemCtr CoreMemCtr CoreMemCtr	L I iSRAMWEN_reg.I I iSRAMWEN_reg.I I iSRAMWEN_reg.I I iSRAMWEN_reg.I I iSRAMWEN_reg.I I iSRAMWEN_reg.I I iSRAMWEN_reg.I I iSRAMWEN_reg.I I iSRAMWEN_reg.I	<pre> Data Delay 12.682ns 12.668ns 12.602ns 12.585ns 11.641ns 11.641ns 11.627ns 11.575ns 11.575ns </pre>	3 + Clock Skew -10ps -10ps -10ps -10ps -10ps -10ps -10ps -10ps -10ps	<pre> Setup/Recovery 227ps 227ps </pre>	Depth 14 14 14 13 13 13 13 13	+





Logic levels depend on the capacity of elements to perform an operation.

The lower the operational efficiency of a resource is, the higher its logic level will be high.

This creates Logical depth.

All the elements interconnected to generate one bit create one **Logic Cone**.







Design complexity charts illustrates repartition of paths based on logic depth by clock domain.





clk_i:Rising to clk_i:Rising Total: 156,305

Dep



Place











• Logs

• general.log : contains all messages printed during the Place step.

• Reports

- \circ ios.rpt : Reports the IOs of the design
- o lowskew.rpt : Reports all the lowskew network statistics at each step of the flow
- \circ regions.rpt : Reports the regions created of the design
- You can generate at place stage:
 - Netlist in VHDL or Verilog

All place steps are saved in different .nym files which could be loaded by the GUI and NXpython command.





Automatic placement without floorplanning







To optimize performances, the design can be splitted into several regions.

Regions can be easily edited through the GUI or by NXpython method.

Regions are based on hierarchy.rpt file.

	Command Edit regions. X Exclusive.		Tools				ď×
-j-		*	Region				
f.		M	Selection				
0							
\odot		0	Name .*				
			Name	✓ colMin	rowMin	width	height
<			REGION[REG1_R]	39	38		1
1			REGION[neorv32_bus_keeper_R]	40	32		1
1			REGION[neorv32_busswitch_R]	41	32		1
~			REGION[neorv32_cpu_R]	34	36		5
			REGION[neorv32_cpu_alu_R]	37	38		1
\sim			REGION[neorv32_cpu_control_R]	34	36		3
			REGION[neorv32_cpu_cp_muldiv_R]	34	36		3
e,		<u>a</u> .	REGION[neorv32_cpu_regfile_R]	34	38		3
			REGION[neorv32_dmem_R]	39	34		3
•			REGION[neorv32_gpio_R]	43	36		1
5			REGION[neorv32_imem_R]	41	38	1	1
-			REGION[neorv32_mtime_R]	33	36	1	3
			REGION[neorv32_sysinfo_R]	42	36	1	1
			REGION[~]	1	1	92	49
_							
TIL	[49x40]		Logic Cone Manager				





To update the region modification, you must click on "Apply constraints" button before continuing the flow.











Once regions are created, you can see:

- The regions in floorplan.
- The resources in each region
- If there is any overflow

Floorplan X											
Command Edit regions.		Tools									ď×
		Region									
-9 I	⊠.	General	Options								
		Region/(Obstruct	tion _*							ч х
		Module/	Cluster								<u>х ч</u>
											RF
$\boldsymbol{\boldsymbol{\flat}}$									1382(0.27%)		0((
		4	1								· []
			<u> </u>								-
								651(16.95%)	173(4.51%)		0((
											•
		•		neorv32_cpu_alu_R	37x38 w:2 h:1	38x38		111(14.45%)	39(5.08%)		0(0
				neorv32_cpu_alu_M					39		•
				neorv32_cpu_regfile_R						26(7.74%)	0(0
				neorv32_cpu_regfile_M							-
				neorv32_cpu_control_R				2484(46.21%)	665(12.37%)	50(14.88%)	0((
		_	L								·
				neorv32_cpu_R	34x36 w:7 h:5	40x36		154(1.91%)	103(1.28%)	0(0.00%)	0(0
				neorv32_cpu_M				154			-
				neorv32_busswitch_R	41x32 w:1 h:1	41x32		18(4.69%)	8(2.08%)	0(0.00%)	0(0
				neorv32_busswitch_M							-
				neorv32_bus_keeper_R	40x32 w:1 h:1	40x32		21(5.47%)	12(3.13%)	0(0.00%)	0(0
				neorv32_bus_keeper_M							-
				neorv32_imem_R	41x38 w:1 h:1	41x38		36(9.38%)	32(8.33%)	0(0.00%)	0((
				neorv32_imem_M							-
		Ŧ							I	Select All	Ð
		Selection									
TILE[42x40]		Logic Con	e Manag	ger							





How many connections there are between two regions?

Command / Select nines_ By Diane_		Tools			đ×
		Region			
		Selection			
		Combine 📲	IReplace₊ S	elect 🗮 Extended+ Count: 76	Selected: 62
	۲	Rank .*	× N€	ets <u>* + ×</u> Source <u>*</u>	→ × Target <u>*</u> → ×
	R	Rank	 Nets 	Source	Target
		76	130	REG1_R	neorvime_R
		75	43	REG1_R	neorvpio_R
		74	44	REG1_R	neorem_R
		73	92	REG1_R	neorem_R
		72		REG1_R	neorvtch_R
	•	71		REG1_R	neorvcpu_R
		70	1353	REG1_R	neorvrol_R
		69		neorv32_sysinfo_R	neorvper_R
		68		neorv32_sysinfo_R	neorvcpu_R
		67	11	neorv32_sysinfo_R	neorvrol_R
		66		neorv32_mtime_R	neorvpio_R
		65		neorv32_mtime_R	neorem_R
		64		neorv32_mtime_R	neorvper_R
		63		neorv32_mtime_R	neorvtch_R
		62	11	neorv32_mtime_R	neorvcpu_R
		61	121	neorv32_mtime_R	neorvrol_R
		60		neorv32_gpio_R	neorvnfo_R
		59		neorv32_gpio_R	neorvime_R
		58		neorv32_gpio_R	neorvper_R
		57		neorv32_gpio_R	neorvtch_R
		56	11	neorv32_gpio_R	neorvcpu_R
			39	neorv32_gpio_R	neorvrol_R
		54	8	neorv32_gpio_R	
		53		neorv32_dmem_R	neorvper_R
		52	22	neorv32_dmem_R	neorvcpu_R
		51	42	neorv32_dmem_R	neorvrol_R



© 2024 Nanoxplore SAS Company Confidential



This feature allows you to:

- Select one or several elements to spot in a specific location.
- Spot one or several elements override the region constraints

SetSite can be used through NXpython method and GUI.







Select Path to check critical paths in the GUI

The floorplan shows the critical paths which can be selected by domain and by type (setup and hold).

-	Floorplan X 🚫 STA Manager X 🟢 I/O Editor X 🥜 Constraints Editor	×							
	Command Select paths By Plane, Type Longest, Domain	CLK to CLK		Tools					đ
				Region Manager					
Ð				Selection					
\odot				Combine 📲 Replac	e ↓ Select	🗮 Single+ Count: 10 Selected: 1 🦉			
<			•	Rank	× Slack	Source * Ta	irget		Details ⊽
2		· · · · · · · ·	•	Rank 🔻 Sla	ck	Source	Target	Domain	
~				1 -10	1ps	neorv32_top_instlrstn_int_reg.CK	neorv3[1].CK	CLK_to_CLK	
				2 1.19	9ns I	neorv32_top_instIrstn_int_reg.CK	neorv3[1].CK	CLK_to_CLK	
\sim						neorv32_top_instIneorv32trol_instIctrl_reg[34].CK			
1.000			•	4 1.71	2ns	neorv32_top_instlneorv32trol_instlctrl_reg[34].CK	neorv310].CK	CLK_to_CLK	
Q				5 1.71	2ns	neorv32_top_instIneorv32trol_instIctrl_reg[34].CK	neorv323].CK	CLK_to_CLK	
-				6 1.71	2ns	neorv32_top_instIneorv32trol_instIctrl_reg[34].CK	neorv3[3].CK	CLK_to_CLK	
-	│ │ │ │ │ │ │ │ │ │ │ │ │ │ │ │ │ │ │			7 1.71	2ns	neorv32_top_instIneorv32trol_instIctrl_reg[34].CK	neorv3[9].CK	CLK_to_CLK	
5.				8 1.71	2ns	neorv32_top_instIneorv32trol_instIctrl_reg[34].CK	neorv3[2].CK	CLK_to_CLK	
-		· · · · · ·		9 1.71	2ns	neorv32_top_instIneorv32trol_instIctrI_reg[34].CK	neorv317].CK	CLK_to_CLK	
×				Phr:: rest: res: rest: rest:	ljemerýži pro zastroi, jast j jemerýži po zastroi, jast j jemerýži po zastroi, jast j statu trans nemvýži stilas jemi ni trans nemvýži stilas jemi ni trans nemvýži stilas jemi	<pre>ust_M.11 First neurov22.tegt_intel/neur</pre>		220pm 2.772 220pm 2.77 220pm 3.07 2.77 2.77 2.77 2.77 2.77 3.07 2.77 4.07 4.07 2.79 4.07 2.79 4.07	Bras I I Bras I I





There is a feature to manage specific critical path between two registers.

To reduce the propagation timing, you can constrain the path in a region.



▦	Floorplan X 👏	STA Manager X					
•	Command 🛛 🔬 Select	paths- By Plane- Type	Longest Domain CLK_to_CLK	~	Tools		₫×
- <u>`</u> -				#	Region		
Ð							
\odot			//		Combine 🧧	Replace Selec	t Single. Count: 10 Selected: 1
<			/		Rank .*	⊢ × Slack .*	・ ー × Source <u>* ー ×</u> Target * ー × De
5					Rank	 Slack 	Source
1					10	-4.948ns	neorv32_top_inst neorv32_busswitch_inst arbiter_reg[state].idle.CK
\sim					9	-4.948ns	neorv32_top_inst/neorv32_busswitch_inst/arbiter_reg[state].idle.CK
~ ~					7	-4.948ns	neorv32_top_inst[neorv32_busswitch_inst[arbiter_reg[state].idle.CK
\sim					6	-4.948ns	neorv32 top inst/neorv32 busswitch inst/arbiter reg[state].idle.CK
•						-4.948ns	neorv32_top_inst neorv32_busswitch_inst arbiter_reg[state].idle.CK
					4	-4.948ns	neorv32_top_inst neorv32_busswitch_inst arbiter_reg[state].idle.CK
					з	-4.948ns	neorv32_top_inst neorv32_busswitch_inst arbiter_reg[state].idle.CK
_			/ "		2	-4.948ns	neorv32_top_inst neorv32_busswitch_inst arbiter_reg[state].idle.CK
•د					1	-4.948ns	neorv32_top_inst neorv32_busswitch_inst arbiter_reg[state].idle.CK
					Pin: LO	GIC lut_49.0	
					Pin: LO	GIC lut_48.11 GIC lut_48.0	
		P			Pin: LO	GIC lut_47.I1	
					Pin: LO	GIC lut_47.0 GIC lut_46.I1	
					Pin: LO	GIC lut_46.0	
					Pin: LO	GIC lut_91.l1 GIC lut 91.0	
					Pin: LO	GIC lut_90.I1	
					Pin: LO	orv32 top instl	neorv32 mtime inst true.neorv32 mtime inst∣mtimecmp hi req
					+		
					0tal +		
\equiv							
					Logic Cone M	Manager	





ConstrainPath method allows you to catch all resources between 2 registers and create a specific region to constrain these resources.

Both registers could be in different regions.

	Floorplan	×																			
•	Command	Edit region	s √ ⊠ E	xclusive											Tools	5					₫X
	1			1			1 1				1			- *	Regi	on					
Ð															Gen	eral Options					
\odot														0	Re	gion/Obstruc	ction _*				× L
/															Мо	dule/Cluster					× 4
5																					·
>							3										neorv32_imem_M				
~																	neorv32_dmem_R		39x34 w:4 h:3	42x34	۷
																	neorv32_dmem_M				
																	neorv32_gpio_R		43x36 w:1 h:1	43x36	1
()	TILE[33×38				TILE[37x38]	TILE[38x38]	TILE[39x38]	TILE[40x38]	TILE[41x38]			TLE[45x38]	TILE[46×38]	•			neorv32_gpio_M				
															Ť		neorv32_mtime_R		33x36 w:1h:3	33x36	2
۹															Ļ		neorv32_mtime_M	10	60v76 w/1 b/1	10.76	
ت								B									neorv32_sysinto_r		42X30 W-111-1	42,50	- 11
				<u> </u>	<u> </u>						<u> </u>						REG1_R		39x38 w:2 h:1	40x38	2
																A	REG1_M				
															Ŧ					Select All	Ð
						_						_									
Ξ.															Sele	ction					





The Logic Cone Interface is only available in GUI. It must be only used for **test** or when the **code is fixed**. The Logic Cone Interface applies SetSite constraint on each element.

What is Logic Cone Interface?







PreplaceIP gives the possibility to save a design as an IP and reuse it.

Only instances position are saved.

The spot (fix position) will be different.

The PreplaceIP regions are not exclusive





Route











• Logs

∘ general.log : contains all messages printed during the Route step.

- You can generate at last route stage:
 - Netlist in VHDL or Verilog
 - $_{\circ}$ SDF (Backannoted)

All route steps are saved in different .nym files which could be loaded by the GUI and NXpython command.

You can change several IO parameters as driver value.

- Generate Bitstream can be done by GUI or NXpython method.
- Bitstream size depends on your design.





A congestion map is available with the button "Show Congestion Map"

- Vertical and horizontal congestion
- Available only when design is routed





- MESH represents horizontal congestion.
- TILE and CGB represent vertical congestion.









Integrates some optimized PreRouted IPs into a top design with the same performances.

For PreRoutedIP:

- The spot and route are saved
- The regions are exclusive





TOP of another project





Routing is preserved in all instantiated IPs





IP & Debug Tools

















- NxScope is a NanoXplore IP Core.
 - It is an embedded logic analyzer which allows you to :
 - Sample a collection of internal data synchronously with a user's clock
 - $_{\circ}$ Analyze the sampled results in a waveform viewer
- The results can be displayed and analyzed either with
 ModelSim waveform viewer
 - ModelSim waveform viewer
 - $_{\circ}\,$ GTKWave (free waveform display tool)

NxScope logic analyzer is built with the FPGA available logic resources.

Link => <u>https://nanoxplore-wiki.atlassian.net/wiki/spaces/NAN/pages/357467425/NxDesignSuite+23.5+NxCore</u>





Documentation





Welcome to the NanoXplore Wiki

NanoXplore is a privately owned fabless company based in France. The company offers a comprehensive portfolio of SoCs and FPGA devices for aerospace, defense and industrial markets. Products include a leading radiation hardened FPGA portfolio.

Devices

NanoXplore develop devices focusing on three axes:

- A complete Radiation Hardened FPGA portfolio qualified for space applications and technologies including STM 65nm and 28nm FD-SOI
- · Hard block embedded FPGA core IPs labelled as eFPGA products
- The development of ASIC devices

Our Radiation Hard FPGA range each include specific technical documentation, evaluation boards and DevKits to help discover and use all the available features.



Development Tools

To accompany the hardware portfolio, NanoXplore has conceived a complete dedicated software chain to map a hierarchical design logic application into the programmable core matrix of any NX FPGA device:

- NXmap was designed by NanoXplore as the main software tool to perform a full design flow compilation to programme FPGAs, including synthesis, place, route, static timing analysis and bitstream generation
- NXbase2 is a command line tool that can interact with evaluation kit boards for NanoXplore's chips. It provides a way to upload bitstream files into the chip and is able to control some of the hardware features of the related evaluation kits. The
 communication between computer and evaluation kit board is done by JTAG via the ANGIE USB-JTAG adapter provided with the evaluation kit board. NXboard is a graphical user interface, using NXbase2, that allows easy interaction with the evaluation kit
 boards
- SDK gathers embedded software tools and features for Development Kits to use efficiently complex parts of dedicated FPGAs like the R5 processor for NG-Large and the NG-Ultra System On Chip (SOC) functionalities
- · NanoXplore provides its own License Manager Daemon (NXLMD) which must be installed to use NanoXplore tools

NXmap	NXbase2	SDK	Server license
Documentation & Download versions	Documentation & Download versions	Documentation & Download	Documentation & Download versions

IPs

NanoXplore develops its own portfolio of soft IPs designed to configure FPGA dedicated functionalities:

DDR2 DFI IP

SerDes IP

SpaceWire bank IP

NanoXplore also provides IPs designed by partners.





Current list of devices are RH FPGA:

- NG-MEDIUM
- NG-LARGE
- NG-ULTRA
- ULTRA300

For each device, there is a main page with overview and links to download:

- Datasheet
- Pinout Allocation
- Ball Out
- IBIS models
- Power Estimator

Other documents are available:

- Configuration Guide
- Application Notes
- Cookbook
- Radiative Test Report

Link: https://nanoxplore-wiki.atlassian.net/

No need to subscribe !


Conclusion







Training Package

Shows several design examples. Helps to learn how to use our software.



Link => <u>https://nanoxplore-wiki.atlassian.net/wiki/spaces/NAN/pages/357468388/NxDesignSuite+23.5+Training+Package</u>





Any questions about our products or licenses?

- Contact customer support by mail at support@nanoxplore.com
- Create an account on support platform at https://support.nanoxplore.com





