




FPGA Meets Systems Engineering

Integrating Approaches for Space Applications




Stephan van Beek

*European Technical Specialist
SoC/FPGA Design Flows*






The biggest problem was not the unit mismatch itself, but the failure to detect and correct this mistake



Mars Climate Orbiter
Image credit: NASA/JPL

Challenges – complexity



1 FPGA engineer, 1 board with 4 FPGAs

- Applications: logic interfaces, very simple algorithms
- *Xilinx XC4000E resources (DSPs 0, Logic Cells 85K, BRAM)*
- Schematic entry → hybrid schematic entry + VHDL


Multiple FPGA engineers, 1 board with 1 FPGA

- Applications: more complex algorithms
- *Xilinx Virtex-5 resources (DSPs 1K, Logic Cells 330K, BRAM, Embedded Processor)*
- VHDL → MBD (FPGA)

Team of engineers (algorithm, architect, FPGA, software) for 1 board with 1 SoC

- Applications: very complex algorithms (artificial intelligence, wireless, signal processing, vision, motor/power, etc.)
- *AMD Versal resources (Logic Cells 9M, DSP engines 11K, AI engines 400, BRAM, URAM, ARM)*
- Will this be the next evolution? → MBD (SoC/FPGA) + MBSE??


How do you create your FPGA architectural block diagrams?



Adam Taylor is on a good path here



Adiuvo Model Based Flow



The main FPGA challenge lies in architecture, often informal and overlooked. A tool is needed to **generate RTL** directly from the **architecture + design in a single model**, making it the single source of truth.

- Adam Taylor, Adiuvo

Challenges – complexity → needs

- Top-down design processes
 - Functional decomposition
 - No simulation needed early, but later you will need simulation
- Go Beyond Textual Requirements
 - Use expressiveness of requirement models and trade studies
 - Use views to put stakeholder discussions in context
- Validate compliance to requirements through simulation
- Deployment
 - Generate RTL code from **architecture + design models**

Model-Based Systems Engineering + Model-Based Design



Top-down




Requirements





Architecture

Bottom-up




Design


Integrate MBD with MBSE



Custom Profiles




Requirements: Textual, Traceability, Interfaces, Interactions



Establish traceability between architecture & design and textual requirements


Enable_Current_Control	boolean
Enable_Inverter_In	boolean
Enable_Inverter_Out	boolean
Encoder	
Encoder_Index_Found	boolean
Encoder_Count	uint16
Encoder_Offset	
Encoder_Error	

Define and visualize interfaces using Internal Block Diagrams (IBD)






Define interface behaviors using Sequence Diagrams (SD)

Validate Systems by Re-Using Requirements Models



Validate System Behavior and Robustness with Fault Injection



Generate HDL code from System Architecture incl Detailed Models

Interfaces in-sync with detailed design

The diagram illustrates the integration of System Architecture and HDL code generation. A large blue arrow points from the System Architecture model on the left to the HDL code generation report on the right. The report shows the generated HDL code for the 'FOC_Velocity_Encoder' model, including sections for 'Over_Current_Detector_arch' and 'InverterControlArch'. Below the code is a 'Code Generation Report' window displaying resource usage statistics.





Validate architecture and design before deployment

Generate traceable/ readable RTL code

HDL

Re-use System Architecture and Design Models for RTL Verification & Validation

Variants to select Model-in-the-Loop or RTL-in-the-Loop



Integration with other IPs or Software Components




Direct integration with FPGA architecture and design

Choose target platform and reference design

Map interfaces to AXI or external interfaces


Source	Port Type	Data Type	Interface
IP_ADC_Phase_CurrentA	Input	uint16	IP_ADC_PhaseCurrentA [0:15]
IP_ADC_Phase_CurrentB	Input	uint16	IP_ADC_PhaseCurrentB [0:15]
IP_Encoder_Index_Found	Input	boolean	IP_ENC_IndexFound
IP_Encoder_Count	Input	uint16	IP_ENC_Count [0:15]
AXI_Encoder_Offset	Input	sfix16_En12	AXI4-Lite
AXI_Enable_Inverter_In	Input	boolean	AXI4-Lite
AXI_Phase_Voltage_Command	Input	sfix16_En11 (3)	AXI4-Lite
AXI_Enable_Current_Control	Input	boolean	AXI4-Lite
AXI_Current_Command	Input	sfix16_En11	AXI4-Lite

Continuous Integration for Model-Based Design



[Continuous Integration: CI/CD Automation for Model-Based Design](#) (support package)
[CI/CD Automation for Simulink Check](#) (reference book)

Concluding remark



The main FPGA challenge lies in architecture, often informal and overlooked. A tool is needed to generate RTL directly from the architecture + design in a single model, making it the single source of truth.

- Adam Taylor, Adiuvo