# MathWorks® **FPGA Meets Systems Engineering** Integrating Approaches for Space Applications



#### Stephan van Beek

European Technical Specialist SoC/FPGA Design Flows

© 2025 The MathWorks, Inc.

The biggest problem was not the unit mismatch itself, but the <u>failure to detect</u> and <u>correct this mistake</u>

0.0

Mars Climate Orbiter Image credit: NASA/JPL

📣 MathWorks<sup>.</sup>

#### Challenges – complexity



#### 1 FPGA engineer, 1 board with 4 FPGAs

- Applications: logic interfaces, very simple algorithms
- Xilinx XC4000E resources
  (DSPs 0, Logic Cells 85K, BRAM)
- Schematic entry →
  hybrid schematic entry + VHDL

- Multiple FPGA engineers, 1 board with 1 FPGA
- Applications: more complex algorithms
- Xilinx Virtex-5 resources
  (DSPs 1K, Logic Cells 330K, BRAM, Embedded Processor)
- VHDL → MBD (FPGA)

Team of engineers (algorithm, architect, FPGA, software) for 1 board with 1 SoC

- Applications: very complex algorithms (artificial intelligence, wireless, signal processing, vision, motor/power, etc.)
- AMD Versal resources (Logic Cells 9M, DSP engines 11K, Al engines 400, BRAM, URAM, ARM)
- Will this be the next evolution? →
  MBD (SoC/FPGA) + MBSE??



#### How do you create your FPGA architectural block diagrams?







- Adam Taylor, Adiuvo



#### Challenges – complexity $\rightarrow$ needs

- Top-down design processes
  - Functional decomposition
  - No simulation needed early, but ..... later you will need simulation
- Go Beyond Textual Requirements
  - Use expressiveness of requirement models and trade studies
  - Use views to put stakeholder discussions in context
- Validate compliance to requirements through simulation
- Deployment
  - Generate RTL code from architecture + design models





### Requirements: Textual, Traceability, Interfaces, Interactions







#### Generate HDL code from System Architecture incl Detailed Models

MathWorks<sup>®</sup>





## Re-use System Architecture and Design Models for RTL Verification



📣 MathWorks





#### **Continuous Integration for Model-Based Design**



<u>Continuous Integration: CI/CD Automation for Model-Based Design</u> (support package) <u>CI/CD Automation for Simulink Check</u> (reference book)



#### Concluding remark



The main FPGA challenge lies in architecture, often informal and overlooked. A tool is needed to generate RTL directly from the architecture + design in a single model, making it the single source of truth.

- Adam Taylor, Adiuvo