



IP DEVELOPMENTS

SEFUW – ESTEC
2025/03/25-27

SOMMAIRE

- 01 CNES IP strategy
- 02 LGMi roadmap
- 03 DDR2 controller




Insérez dans la zone de pieds de page, si besoin, vos informations annexes (légendes, sources, crédits, restrictions, logos partenaires, etc).



CNES IP DEVELOPMENT STRATEGY

IP MANAGEMENT WORKFLOW

IP DEVELOPMENT STRATEGY



IP USE CASE (GROUND APPLICATION): BRIQUETTE

IP DEVELOPMENT STRATEGY

```


1373 0.002137 192.168.0.40 192.168.0.10 BCP 1078 1024..0xf0,0x50 1040, 4
1374 0.000003 192.168.0.40 192.168.0.40 TCP 54 1078 1024..0xf0,0x50 66694, -
1375 0.002158 192.168.0.40 192.168.0.10 BCP 1078 1024..0xf0,0x50 1040, 4
1376 0.001424 192.168.0.40 192.168.0.10 BCP 1078 1024..0xf0,0x50 1040, 4
1377 0.000019 192.168.0.40 192.168.0.40 TCP 54 1078 1024..0xf0,0x50 66694, -
1378 0.002119 192.168.0.40 192.168.0.10 BCP 1078 1024..0xf0,0x50 1040, 4
1379 0.002098 192.168.0.40 192.168.0.10 BCP 1078 1024..0xf0,0x50 1040, 4
1379 0.000022 192.168.0.40 192.168.0.10 TCP 54 1078 1024..0xf0,0x50 66694, -
1380 0.000022 192.168.0.40 192.168.0.40 TCP 54 1078 1024..0xf0,0x50 66694, -

```


[Timestamps]
[SEQ/ACK analysis]
[TCP payload (1024 bytes)]
[TCP segment data (752 bytes)]
[Reassembled PDU in frame: 1376]
[TCP segment data (227 bytes)]
[2 Reassembled TCP Segments (1040 bytes): #1373(2)]
BCP PROTOCOL DATA
TCP PROTOCOL DATA
TotalLength: 1032
Command: 0x00000001
Length: 1024
frameArg(0x) [...]: 2219d623829f6f521bb5cd76b9de1
BCP PROTOCOL DATA
DeviceID: 0[Reserved]




+ SW (drivers +BSP)



IP USE CASE (FLIGHT APPLICATION): COMODO



+ SW (XNG + kosmos)



SPACEFIBRELIGHT IP

IP DEVELOPMENT
STRATEGY

Rationale:

- Provide a Spacewire light open source IP for spacefibre standard
- Be easy to understand and easy to maintain
- Compatible with the standard but not fully compliant to it:
 - No QoS (round robin access to virtual channels and broadcast)
 - No multilane support
 - No scrambling
 - No error recovery buffer (link reset strategy)
 - No routing (node to node mode only)
- Compatible Xilinx Versal and NanoXplore Ngultra / Ultra300
- Opensource

Developped by Advans – Elysys Design
under CNES R&D contract







Figure 5-1: SpaceFibre protocol stack - single-lane



SPACEFIBRELIGHT IP VERIFICATION

IP DEVELOPMENT
STRATEGY

Cocotb testbench
infrastructure



SonarQube community

Projects Issues Rules Quality Profiles Quality Gates Administration More

spacefibrelight PRIVATE

Last analysis: 1 hour ago - 3.4k Lines of Code - VHDL, Tcl

Category	Count
Security	6
Reliability	177
Maintainability	387
Hotspots Reviewed	—
Coverage	—
Duplications	18.1%

Issues Security Hotspots Measures Code Ac

Issue Type	Count
(VHDL) Declarations should be commented	69
(HDL) All input ports should be connected	51
(HDL) All output ports should be connected	49
(HDL) Lines should not end with trailing whitespace...	31
(VHDL) 'integer', 'natural' and 'positive' declarati...	20
(VHDL) Comments should be written in a specifi...	18
(VHDL) Vector direction in ranges should always...	18
(HDL) Lines should not be too long	10
(VHDL) All reserved words should have the sam...	10
(VHDL) Clock names should be preserved across...	10
(VHDL) Clock signal names should comply with ...	10
(HDL) All output signals of low-level modules sh...	9
(VHDL) End block identifier should be repeated a...	7
(HDL) All output signals of top-level module shoul...	6
(VHDL) All declared elements should be used in t...	4
(VHDL) Architecture names should comply with a...	4
(VHDL) Constant names should comply with a na...	4
(VHDL) Unused entities should be removed	4
(HDL) Output signals should not be constant	3

SEFUW 2025

A Roadmap for NanoXplore Platforms





LGM GROUP INTRODUCTION



**MANAGEMENT AND ENGINEERING
OF COMPLEX PROJECTS
AND SUPPORT**

- MAINTENANCE AND SUPPORT ENGINEERING
- SYSTEMS ENGINEERING & RAMST
- ORGANISATIONS AND PROGRAM PERFORMANCE
- DIGITALISATION, DATA & INFORMATION TECHNOLOGY



**ELECTRONIC ENGINEERING
AND PRODUCTION**

- **CRITICAL ELECTRONICS EQUIPMENT**
- **RADIOFREQUENCY AND MICROWAVES**
- **FPGA AND SOFTWARE SOLUTIONS**
- MICROELECTRONICS
- EMBEDDED NETWORKS
- TEST BENCHES






LGM : A GROWING PLAYER IN THE SPACE INDUSTRY





R&T STRATEGY ON NANOXPLORE SOLUTIONS



DDR2 controller IP core






DDR2 IP CORE ALREADY AVAILABLE

User interface



NXcore



- Available for free on NanoXplore Design Suite for **NG-MEDIUM**
- Stand alone “User interface” for light implementation => available on request



DDR2 IP CORE MAIN CHARACTERISTICS

- AXI-4 interface for data path
 - AXI-Lite interface for command and control
 - SECDED with a 32/39 ECC implementation
 - Generate **Error Correction statistics**
 - Implements **JEDEC** parameters to support all standard memory chip
 - **MR and EMR auto refresh capabilities**
 - **Up to 64 bits configuration**
 - **4 rank support**
 - Supports **Latency between 2 and 6**
 - Supports **Additive Latency** between **0 and 4**
 - Total **Write latency up to 8 (CAL+AL)**
- GENERIC & ADAPTATIVE**

- **Compliant to ECSS-Q-ST-60-02C adapted by CNES**
- Fully tested on **Micron DDR2**
MT47H128M16RT
- Fully simulated on **ISSI DDR2**
IS46DR16128C
- Fully **automatized tests** (physical and simulation)
- **More than 50 tests scenarios**
- **UVVM methodology including OSVVM library for random generation**
- **100% code coverage** on branches and statements
- Tested at **250 MT/s**





DDR2 controller IP core





«SPACE READY» VERSION NOW AVAILABLE



Write back


Performs an automatic write command when a read error is detected

Scrubbing

Performs automatic read and integrity checks at programmable intervals

Power-down


Reduce the static power
from 30% compare to
standby mode



PREVENT MEMORY CORRUPTION



A large blue arrow points from the left towards a close-up photograph of a black microSD card and a green microSD adapter plate. The adapter plate has numerous small white pins on its surface.



REDUCE MEMORY CONSUMPTION

« *Use case* »
DDR2 controller IP core
on VENUS EnVision Orbiter





DDR2 CONTROLLER IP CORE : FLYING TO VENUS !



Understand why Earth's closest neighbor is so different


VenSpec-U (ILS: E. Marcq

- > UV spectral imager, 190-380 nm
- > Dayside only (upper clouds)

Image: ©ESA




LATMOS DDR2 USE CASE





LATMOS DDR2 USE CASE





LGMI Roadmap to NanoXplore solutions





ROADMAP : IP & CUSTOM DESIGN



JENSEN HUANG

Nvidia Co-founder and CEO

OPEN COLLABORATION AND
PARTNERSHIP ARE THE KEYS TO
DRIVING PROGRESS AND
INNOVATION

THANK YOU!

