



RÉPUBLIQUE
FRANÇAISE

*Liberté
Égalité
Fraternité*



IP DEVELOPMENTS

SEFUW – ESTEC
2025/03/25-27

SOMMAIRE

- 01 CNES IP strategy
- 02 LGMi roadmap
- 03 DDR2 controller





01

CNES IP DEVELOPMENT STRATEGY




RÉPUBLIQUE
FRANÇAISE

*Liberté
Égalité
Fraternité*




IP MANAGEMENT WORKFLOW


IP DEVELOPMENT STRATEGY



Version control
(GIT + Gitlab)



Automation V1
(Python + Gitlab-ci)





HW in the loop
(docker + HW boards)




Automation V2
(Dashboard Graphana)



Code quality
(Sonarqube + Linty-service bugfinder)




Documentation
(Markdown + Sphinx)



Tests
(Cocotb)



IP DEVELOPMENT STRATEGY



A blue Briqatto Cnes 1000W amplifier is shown from a three-quarter perspective. The device has a black front panel with two large knobs on the left. The top panel is blue and features several input ports: a USB port, a FireWire port, an SPDIF port, a pair of RCA inputs, and an XLR input. The Briqatto logo and 'cnes 1000W' are printed on the front. A small digital display is visible on the right side of the front panel.

+ SW (drivers +BSP)



IP USE CASE (FLIGHT APPLICATION): COMODO


IP DEVELOPMENT
STRATEGY



+ SW (XNG + kosmos)




TM/TC



TM/TC

FIFO



NanoXplore
ARM µP
RiscV

Interconnect

Spacewire

SPI,I2C...

Spacewire
Risc V

Spacefibre

PAYLOAD

NX HSSL





SPACEFIBRELIGHT IP

IP DEVELOPMENT
STRATEGY

Rationale:

- Provide a Spacewire light open source IP for spacefire standard
- Be easy to understand and easy to maintain
- Compatible with the standard but not fully compliant to it:
 - No QoS (round robin access to virtual channels and broadcast)
 - No multilane support
 - No scrambling
 - No error recovery buffer (link reset strategy)
 - No routing (node to node mode only)
- Compatible Xilinx Versal and NanoXplore Ngultra / Ultra300
- Opensource



Developped by Advans – Elsys Design
under CNES R&D contract



SPACEFIBRELIGHT IP VERIFICATION


IP DEVELOPMENT
STRATEGY

Cocotb testbench
infrastructure



Issues Security Hotspots Measures Code Ac

(VHDL) Declarations should be commented	69
(HDL) All input ports should be connected	51
(HDL) All output ports should be connected	49
(HDL) Lines should not end with trailing whitesp...	31
(VHDL) 'integer', 'natural' and 'positive' declarati...	20
(VHDL) Comments should be written in a specifi...	18
(VHDL) Vector direction in ranges should always...	18
(HDL) Lines should not be too long	10
(VHDL) All reserved words should have the sam...	10
(VHDL) Clock names should be preserved across...	10
(VHDL) Clock signal names should comply with ...	10
(HDL) All output signals of low-level modules sho...	9
(VHDL) End block identifier should be repeated a...	7
(HDL) All output signals of top-level module shoul...	6
(VHDL) All declared elements should be used in t...	4
(VHDL) Architecture names should comply with a...	4
(VHDL) Constant names should comply with a na...	4
(VHDL) Unused entities should be removed	4
(HDL) Output signals should not be constant	3



SEFUW 2025

A Roadmap for NanoXplore Platforms





LGM GROUP INTRODUCTION



MANAGEMENT AND ENGINEERING OF COMPLEX PROJECTS AND SUPPORT

- MAINTENANCE AND SUPPORT ENGINEERING
- SYSTEMS ENGINEERING & RAMST
- ORGANISATIONS AND PROGRAM PERFORMANCE
- DIGITALISATION, DATA & INFORMATION TECHNOLOGY




ELECTRONIC ENGINEERING AND PRODUCTION

- **CRITICAL ELECTRONICS** EQUIPMENT
- **RADIOFREQUENCY** AND **MICROWAVES**
- **FPGA** AND **SOFTWARE** SOLUTIONS
- MICROELECTRONICS
- EMBEDDED NETWORKS
- TEST BENCHES




LGM : A GROWING PLAYER IN THE SPACE INDUSTRY





R&T STRATEGY ON NANOXPLORE SOLUTIONS




DDR2 controller IP core





DDR2 IP CORE ALREADY AVAILABLE

User interface



NXcore



- Available for free on NanoXplore Design Suite for NG-MEDIUM
- Stand alone “User interface” for light implementation => available on request



DDR2 IP CORE MAIN CHARACTERISTICS

- **AXI-4** interface for data path
- **AXI-Lite** interface for command and control
- **SECEDED** with a 32/39 ECC implementation
- Generate **Error Correction statistics**
- Implements **JEDEC** parameters to support all standard memory chip
- **MR and EMR auto refresh capabilities**
- **Up to 64 bits configuration**
- **4 rank support**
- Supports CAS Latency between **2 and 6**
- Supports **Additive Latency** between **0 and 4**
- Total Write latency up to 8 (CAL+AL)

GENERIC & ADAPTATIVE

- **Compliant to ECSS-Q-ST-60-02C** adapted by CNES
- Fully tested on **Micron DDR2 MT47H128M16RT**
- Fully simulated on **ISSI DDR2 IS46DR16128C**
- Fully **automatized tests** (physical and simulation)
- **More than 50 tests scenarios**
- **UVVM methodology including OSVVM** library for random generation
- **100% code coverage** on branches and statements
- Tested at **250 MT/s**



**SPACE
READY**

DDR2 controller IP core





«SPACE READY» VERSION NOW AVAILABLE




Write back

Performs an automatic write command when a read error is detected

Scrubbing

Performs automatic read and integrity checks at programmable intervals



DDR2 IP core


is now

SPACE
READY

Power-down

Reduce the static power **from 30%** compare to standby mode

PREVENT MEMORY CORRUPTION



REDUCE MEMORY CONSUMPTION

« *Use case* »
DDR2 controller IP core
on VENUS EnVision Orbiter





DDR2 CONTROLLER IP CORE : FLYING TO VENUS !

**VENUS ORBITER
EnVision**

**Understand
why Earth's
closest neighbor
is so different**

- > **VenSpec-U** (ILS: E. Marcq )
 - > UV spectral imager, 190-380 nm
 - > Dayside only (upper clouds)





Image: ©ESA




LATMOS DDR2 USE CASE





LATMOS DDR2 USE CASE





LGMI Roadmap to NanoXplore solutions





ROADMAP : IP & CUSTOM DESIGN



JENSEN HUANG

Nvidia Co-founder and CEO

OPEN COLLABORATION AND
PARTNERSHIP ARE THE KEYS TO
DRIVING PROGRESS AND
INNOVATION

THANK YOU!

