



INNOVATING NEW SPACE FRONTIERS



Modeling Latency and Energy Trade-offs in Emerging Space Edge Computing Architectures

Presented by Dorian Chenet – dorian.chenet@univ-rennes.fr

14 October 2025

EDHPC 2025



Telecommunication satellites face:

- Increasing amount of users
- Increasing diversity of users
- Increasing demand for low latency

Observation satellites face:

- Increasingly powerful sensors
- Sparse base stations




Figure 1: Downlink Bottleneck




Figure 2: Bent-Pipe Limitations


Additional challenge: Increasing processing power on-board a satellite increases constraints on SWaP

→ Space Edge Computing aims to bring more processing power in orbit, near the data sources

What does SEC bring?

Space Edge Computing relies on the concept of « Edge Node » (Computing as a Service)


- Edge Nodes are satellites with large amounts of processing power as payload and enhanced connectivity
- Users can send data to edge nodes to perform processing and transmissions



Space Edge Computing for an orbital user using an Edge Node

What does SEC bring?

The architecture of future Space Edge Computing services will be highly distributed and complex.



Space Edge Computing as a Distributed Satellite System

Current and future OBDH and data link technologies will play a role in future SEC services



ISSN (Print) : 0974-6846
ISSN (Online) : 0974-5645

INDIAN JOURNAL OF SCIENCE AND TECHNOLOGY
February 2020, Vol 13(06), 712 – 724
DOI: 10.17485/IJST/2020/V13I06/147998

A Review on Inter-Satellite Links Free Space Optical Communication

Gayatri Tiwari* and Ram Chandra Singh Chauhan

Department of Electronics Engineering, Institute of Engineering & Technology,
Lucknow, India

Feature Article:

DOI: No. 10.1109/MAES.2020.3008468

Towards the Use of Artificial Intelligence on the Edge in Space Systems: Challenges and Opportunities

Gianluca Furano, European Space Agency
Gabriele Meoni, University of Pisa
Aubrey Dunne, Ubotica Technologies Ltd
David Moloney, Intel Ireland Ltd.
Veronique Ferlet-Cavrois, European Space Agency
Antonios Tavoularis, European Space Agency
Jonathan Byrne, Intel Ireland Ltd.
Léonie Buckley, Ubotica Technologies Ltd.
Mihalis Psarakis, University of Piraeus
Kay-Obbe Voss, GSI Helmholtz Centre
Luca Fanucci, University of Pisa

Architectures and Synchronization Techniques for Distributed Satellite Systems: A Survey

LIZ MARTINEZ MARRERO¹, (Student Member, IEEE),
JUAN CARLOS MERLANO-DUNCAN¹, (Senior Member, IEEE), JORGE QUEROL¹, (Member, IEEE),
SUMIT KUMAR¹, (Member, IEEE), JEVGENIJ KRIVUCHIZA¹, (Member, IEEE),
SHREE KRISHNA SHARMA¹, (Senior Member, IEEE),
SYMEON CHATZINOTAS¹, (Senior Member, IEEE), ADRIANO CAMPS^{2,3}, (Fellow, IEEE),
AND BJÖRN OTTERSTEN¹, (Fellow, IEEE)

¹Interdisciplinary Centre for Security, Reliability and Trust (SnT), University of Luxembourg, 1855 Luxembourg, Luxembourg

²Department of Signal Theory and Communications, Universitat Politècnica de Catalunya, 08034 Barcelona, Spain

³Institut d'Estudis Espacials de Catalunya, 08034 Barcelona, Spain

Corresponding author: Liz Martinez Marrero (liz.martinez-marrero@uni.lu)

This work was supported by the Luxembourg National Research Fund (FNR), through the CORE Project COHESive SATellite (COHESAT): Cognitive Cohesive Networks of Distributed Units for Active and Passive Space Applications, under Grant FNR11689919.

GPU4S Bench: Design and Implementation of an Open GPU Benchmarking Suite for Space On-board Processing

Iván Rodríguez^{*†}, Leonidas Kosmidis^{†*}, Jérôme Lachaize[‡]
Olivier Notebaert[‡], David Steenari[§]

^{*}Universitat Politècnica de Catalunya

[†]Barcelona Supercomputing Center (BSC), Spain

[‡]Airbus Defence and Space, Toulouse, France

[§]European Space Agency, The Netherlands

Our motivation is to define a tool enabling a fast modeling of complex SEC architectures to assess their technical requirements, strengths, weaknesses and feasibility

Macro Scale




Fig. 1: Data flow and link lengths in typical satellite architectures: (a) standalone observation satellite, (b) bent-pipe telecommunication satellite between a source and a sink, (c) data flow in a DSS between a source and a sink

Micro Scale




Fig. 2: Hardware Architecture of Typical Satellite: (a) observation satellite, (b) telecommunication satellite, (c) proposed architecture of an edge node




Fig. 3: Representation of a simple satellite as considered in the rest of this paper, without an input module. Input data reaches directly the processing module.

Hybrid Approach




Fig. 4: Example of a DSS architecture represented with the hybrid model.

Data processing modifies the size of the data packets flowing through the system.




Fig. 5: Taxonomy of vertices: (a) a processing vertex altering the size of the data packets that pass through it (via a ϕ factor), (b) an output vertex that does not interfere with the size of data packets passing through it.

The path taken by a data packet through consecutive vertices from a source v_0 to a sink v_n is noted $\rho = (v_0, v_1, \dots, v_n)$. Let ϕ_n be the ϕ coefficient associated to the n^{th} node of in the path,

$$\phi_n = \prod_{i=0}^n \phi_i \quad (1)$$

In a given path, with D the size of the data packet provided by the source v_0 , the size of the data packet received by the vertex v_n can be expressed as :

$$d_n = D \cdot \phi_i \quad (2)$$

Each type of vertex has its definition of costs calculated using the size of the data packets to handle and system specifications.

	Processing Costs	Output Costs
Time	$T(v^p) = \frac{d_{in}}{s}$	$T(v^o) = \frac{d_{in}}{s}$
Energy	$E(v^p) = e_{io} \cdot d_{in} + e_u \cdot T(v^p)$	$E(v^o) = e_o \cdot \log_{10}(l) \cdot T(v^o)$


Cost functions for processing and output nodes

Processing Vertex Specifications :

- ϕ : data packet size modification coefficient
- s : throughput (bit/s)
- e_{io} : energy efficiency for R/W (J/bit)
- e_u : energy consumption during uptime (W)

Output Vertex Specifications :

- s : data rate (bit/s)
- e_o : energy efficiency of the transmission (J/bit/km)
- l (little L) : link length (km)



To demonstrate the use of the graph modeling tool, a case study is proposed.

The following problematics are addressed :

- 1 – Can the use of a SEC service provide lower costs than the typical standalone satellite architecture ?
- 2 – For a given user satellite, what are the minimal specifications for an edge node to provide improved costs ?

During this case study, two task offloading policies are investigated :

Partial offloading : the user satellite dispatches data processing tasks between itself and the edge node

Complete offloading : all data processing tasks are offloaded to the edge node (i.e no processing on the user satellite)




Fig. 6: User satellite architecture, (a) reference standalone architecture with a feeder link, (b) reference user satellite adapted for SEC with an ISL

Standalone Satellite						
OBDP				Feeder Link		
s	ϕ	e_{io}	e_u	s	l	e
30	0.9	0.001	1	10	800	5

TABLE I: System specifications for the reference standalone architecture




Fig. 8: Creating cost budget through the increase of the ISL's data rate and the use of a complete task offloading strategy

TABLE III: Time Cost Reduction (%)

ISL Speed (Mbit/s)	10	20	40	60	80	100
Partial Offloading	0.00	34.57	54.26	60.60	63.74	65.60
Complete Offloading	18.92	57.33	79.21	86.26	89.74	91.81

TABLE IV: Energy Cost Reduction (%)

ISL Speed (Mbit/s)	10	20	40	60	80	100
Partial Offloading	0.00	46.16	72.45	80.92	85.11	87.60
Complete Offloading	59.72	78.80	89.67	93.17	94.90	95.93

Specification Exploration for an Edge Node






Fig. 7: Different scenarios: (a) standalone satellite, (b) edge node with ground link (c) edge node without ground link

User Satellite						
OBDP				ISL		
s	ϕ	e_{io}	e_u	s	l	e_o
30	0.9	0.001	1	?	100	3
Edge Node						
Edge Computer				Feeder Link		
s	ϕ	e_{io}	e_u	s	l	e_o
300	?	0.001	50	10	800	5


TABLE II: System specifications for the edge architectures




(a) Partial Offloading



(a) Partial Offloading



(b) Complete Offloading



(b) Complete Offloading

Fig. 9: Specification exploration for an edge node with a FL

Fig. 10: Specification exploration for an edge node without a FL

The presented model

- Enables the representation of both macro and micro levels on the same scale without too much complexity
- Is scalable and can represent complex architectures easily for fast prototyping

Case study shows that according to the presented model:

- The use of a SEC service can present advantages in comparison with the traditional standalone architecture
- Different task offloading strategies are possible, complete task offloading can allow more flexibility
- The success of edge nodes heavily relies on the performance of ISLs

Weaknesses of this study

- Cost functions must remain heuristics → not as precise as a deep engineering study
- Fuzzy notion of “application”, no notion of networking and link availability

Future model Improvements

- Integrating input modules to the model
- Defining better energy cost heuristics based on ADC and DAC power consumption (+ link budget ?)
- Shifting the data processing costs from “throughput” (bit/s) to “OP/s”
- Clarifying the notions of “application” and “data processing”
- Integrating more costs to the model : memory usage, hardware usage, heat

Future works

- Developing a larger simulation tool that takes into account network routing and link availability
- Assessing costs related to the use of more elaborated task offloading policies

Thank you!

Dorian CHENET

**Modeling Latency and Energy Trade-offs in Emerging Space
Edge Computing Architectures**

Thales Alenia Space Madrid (Tres Cantos)
University of Rennes / CNRS / IETR lab (France)

dorian.chenet@univ-rennes.fr

chenetdorian@protonmail.com